数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SH7708 数据表(PDF) 67 Page - Renesas Technology Corp

部件名 SH7708
功能描述  SuperH??RISC engine
PDF  633 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

SH7708 数据表(HTML) 67 Page - Renesas Technology Corp

Back Button SH7708 Datasheet HTML 63Page - Renesas Technology Corp SH7708 Datasheet HTML 64Page - Renesas Technology Corp SH7708 Datasheet HTML 65Page - Renesas Technology Corp SH7708 Datasheet HTML 66Page - Renesas Technology Corp SH7708 Datasheet HTML 67Page - Renesas Technology Corp SH7708 Datasheet HTML 68Page - Renesas Technology Corp SH7708 Datasheet HTML 69Page - Renesas Technology Corp SH7708 Datasheet HTML 70Page - Renesas Technology Corp SH7708 Datasheet HTML 71Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 67 / 633 page
background image
49
From any state except
hardware standby mode when
RESET = 0 and BREQ = 1
From any state except
hardware standby mode when
RESET = 0 and BREQ = 0
RESET = 1,
BREQ = 1
RESET = 1,
BREQ = 0
RESET = 0,
BREQ = 1
Power-on reset
state
Manual reset
state
Program execution state
Note: * Driving the CA pin low in any state will cause a transition to hardware standby mode (SH7708S,SH7708R only).
Bus-released state
Sleep mode
Standby mode
Exception-handling state
Hardware standby mode*
Interrupt
Bus
request
Bus
request
clearance
Exception
interrupt
End of exception
transition
processing
Bus
request
Bus
request
clearance
SLEEP
instruction
with STBY
bit set
Interrupt
Reset state
Power-down state
CA = 1,
RESET = 0, BREQ = 1
SLEEP
instruction
with STBY
bit cleared
Bus
request
Bus
request
clearance
Figure 2.8 Processor State Transitions
2.5.2
Processor Modes
There are two processor modes: privileged mode and user mode. The processor mode is
determined by the processor mode bit (MD) in the status register (SR). User mode is selected
when the MD bit is 0, and privileged mode when the MD bit is 1. When the reset state or
exception state is entered, the MD bit is set to 1. When exception handling ends, the MD bit is
cleared to 0 and user mode is entered. There are certain registers and bits which can only be
accessed in privileged mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com