H8SLASH3003 datasheet(78/715 Pages) RENESAS

78 / 715 page

3.3 System Control Register (SYSCR)

SYSCR is an 8-bit register that controls the operation of the H8/3003.

Bit 7—Software Standby (SSBY): Enables transition to software standby mode. (For further

information about software standby mode see section 17, Power-Down State.)

When software standby mode is exited by an external interrupt, this bit remains set to 1. To clear

this bit, write 0.

Bit 7

SSBY

Description

SLEEP instruction causes transition to sleep mode

(Initial value)

SLEEP instruction causes transition to software standby mode

Bit

Initial value

Read/Write

SSBY

R/W

STS2

R/W

STS1

R/W

STS0

R/W

RAME

R/W

NMIEG

R/W

—

Software standby

Enables transition to software standby mode

User bit enable

Selects whether to use UI bit in CCR 6

as a user bit or an interrupt mask bit

NMI edge select

Selects the valid edge

of the NMI input

Reserved bit

RAM enable

Enables or

disables

on-chip RAM

Standby timer select 2 to 0

These bits select the waiting time at

recovery from software standby mode

H8/3003 数据表(PDF) 78 Page - Renesas Technology Corp

H8/3003 数据表(HTML) 78 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载