H8SLASH3028F datasheet(470/923 Pages) RENESAS

470 / 923 page

Rev. 2.00, 09/03, page 440 of 890

12.2.2

Timer Control/Status Register (TCSR)

TCSR is an 8-bit readable and writable register. Its functions include selecting the timer mode and

clock source.

Bit

Initial value

Read/Write

Notes: TCSR is write-protected by a password. For details see section 12.2.4, Notes on Register

Access.

* Only 0 can be written, to clear the flag.

OVF

R/(W)*

WT/IT

R/W

TME

R/W

—

CKS0

R/W

CKS2

R/W

CKS1

R/W

Overflow flag

Status flag indicating overflow

Clock select

These bits select the

TCNT clock source

Timer mode select

Selects the mode

Timer enable

Selects whether TCNT runs or halts

Reserved bits

Bits 7 to 5 are initialized to 0 by a reset and in standby mode. Bits 2 to 0 are initialized to 0 by a

reset. In software standby mode bits 2 to 0 are not initialized, but retain their previous values.

Bit 7—Overflow Flag (OVF): This status flag indicates that the timer counter has overflowed

from H'FF to H'00.

Bit 7

OVF

Description

[Clearing condition]

Cleared by reading OVF when OVF = 1, then writing 0 in OVF

(Initial value)

[Setting condition]

Set when TCNT changes from H'FF to H'00

H8/3028F 数据表(PDF) 470 Page - Renesas Technology Corp

H8/3028F 数据表(HTML) 470 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载