 |
数据搜索系统，热门电子元器件搜索 |
|
|
数据搜索系统，热门电子元器件搜索 |
|
H8/3028F 数据表(PDF) 698 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3028F 数据表(HTML) 698 Page - Renesas Technology Corp |
|
|
698 / 923 page  Rev. 2.00, 09/03, page 668 of 890 Table 21.16 Timing of On-Chip Supporting Modules Conditions: VCC = 3.0 V to 3.6 V, AVCC = 3.0 V to 3.6 V, VREF = 3.0 V to AVCC, VSS = AVSS = 0 V, Ta = –20°C to +75°C (regular specifications), Ta = –40°C to +85°C (wide-range specifications) Condition f = 2 M to 25 MHz Module Item Symbol Min Max Unit Test Conditions Output data delay time tPWD — 50 ns Figure 21.20 Input data setup time tPRS 50 — ns Ports and TPC Input data hold time tPRH 50 — ns 16-bit timer Timer output delay time tTOCD — 50 ns Figure 21.21 Timer input setup time tTICS 50 — ns Timer clock input setup time tTCKS 50 — ns Figure 21.22 Single edge tTCKWH 1.5 — tcyc Timer clock pulse width Both edges t TCKWL 2.5 — tcyc 8-bit timer Timer output delay time tTOCD — 50 ns Figure 21.21 Timer input setup time tTICS 50 — ns Timer clock input setup time tTCKS 50 — ns Figure 21.22 Single edge tTCKWH 1.5 — tcyc Timer clock pulse width Both edges t TCKWL 2.5 — tcyc |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Chinese ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
