数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3028F 数据表(PDF) 148 Page - Renesas Technology Corp

部件名 H8/3028F
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3028F 数据表(HTML) 148 Page - Renesas Technology Corp

Back Button H8/3028F Datasheet HTML 144Page - Renesas Technology Corp H8/3028F Datasheet HTML 145Page - Renesas Technology Corp H8/3028F Datasheet HTML 146Page - Renesas Technology Corp H8/3028F Datasheet HTML 147Page - Renesas Technology Corp H8/3028F Datasheet HTML 148Page - Renesas Technology Corp H8/3028F Datasheet HTML 149Page - Renesas Technology Corp H8/3028F Datasheet HTML 150Page - Renesas Technology Corp H8/3028F Datasheet HTML 151Page - Renesas Technology Corp H8/3028F Datasheet HTML 152Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 148 / 923 page
background image
Rev. 2.00, 09/03, page 118 of 890
Bit 5—Address 21 Enable (A21E): Enables PA6 to be used as the A21 address output pin.
Writing 0 in this bit enables A21 output from PA6. In modes other than 3, 4, and 5, this bit cannot
be modified and PA6 has its ordinary port functions.
Bit 5
A21E
Description
0PA6 is the A21 address output pin
1PA6 is an input/output pin
(Initial value)
Bit 4—Address 20 Enable (A20E): Enables PA7 to be used as the A20 address output pin.
Writing 0 in this bit enables A20 output from PA7. This bit can only be modified in mode 5.
Bit 4
A20E
Description
0PA7 is the A20 address output pin (Initial value when in mode 3 or 4)
1PA7 is an input/output pin (Initial value when in mode 1, 2, 5, 6 or 7)
Bits 3 to 1—Reserved: These bits cannot be modified and are always read as 1.
Bit 0—Bus Release Enable (BRLE): Enables or disables release of the bus to an external device.
Bit 0
BRLE
Description
0
The bus cannot be released to an external device
BREQ and BACK can be used as input/output pins
(Initial value)
1
The bus can be released to an external device
6.2.5
Bus Control Register (BCR)
BRSTS0
EMC
RDEA
WAITE
1
Initial value
1
0
0
0
1
1
0
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
765
4
3
210
ICIS1
ICIS0
BROME BRSTS1
Bit
BCR is an 8-bit readable/writable register that enables or disables idle cycle insertion, selects the
address map, selects the area division unit, and enables or disables
WAIT pin input.
BCR is initialized to H'C6 by a reset and in hardware standby mode. It is not initialized in
software standby mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com