数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3028F 数据表(PDF) 152 Page - Renesas Technology Corp

部件名 H8/3028F
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3028F 数据表(HTML) 152 Page - Renesas Technology Corp

Back Button H8/3028F Datasheet HTML 148Page - Renesas Technology Corp H8/3028F Datasheet HTML 149Page - Renesas Technology Corp H8/3028F Datasheet HTML 150Page - Renesas Technology Corp H8/3028F Datasheet HTML 151Page - Renesas Technology Corp H8/3028F Datasheet HTML 152Page - Renesas Technology Corp H8/3028F Datasheet HTML 153Page - Renesas Technology Corp H8/3028F Datasheet HTML 154Page - Renesas Technology Corp H8/3028F Datasheet HTML 155Page - Renesas Technology Corp H8/3028F Datasheet HTML 156Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 152 / 923 page
background image
Rev. 2.00, 09/03, page 122 of 890
6.2.7
DRAM Control Register A (DRCRA)
BE
RDM
SRFMD
RFSHE
0
Initial value
0010000
Read/Write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
76543210
DRAS2
DRAS1
DRAS0
Bit
DRCRA is an 8-bit readable/writable register that selects the areas that have a DRAM interface
function, and the access mode, and enables or disables self-refreshing and refresh pin output.
DRCRA is initialized to H'10 by a reset and in hardware standby mode. It is not initialized in
software standby mode.
Bits 7 to 5—DRAM Area Select (DRAS2 to DRAS0): These bits select which of areas 2 to 5 are
to function as DRAM interface areas (DRAM space) in expanded mode, and at the same time
select the
RAS output pin corresponding to each DRAM space.
Description
Bit 7
DRAS2
Bit 6
DRAS1
Bit 5
DRAS0 Area 5
Area 4
Area 3
Area 2
0
0
0
Normal
Normal
Normal
Normal
1
Normal
Normal
Normal
DRAM space
(
CS2)
1
0
Normal
Normal
DRAM space
(
CS3)
DRAM space
(
CS2)
1
Normal
Normal
DRAM space
(
CS2)*
DRAM space
(
CS2)*
1
0
0
Normal
DRAM space
(
CS4)
DRAM space
(
CS3)
DRAM space
(
CS2)
1
DRAM space
(
CS5)
DRAM space
(
CS4)
DRAM space
(
CS3)
DRAM space
(
CS2)
1
0
DRAM space
(
CS4)*
DRAM space
(
CS4)*
DRAM space
(
CS2)*
DRAM space
(
CS2)*
1
DRAM space
(
CS2)*
DRAM space
(
CS2)*
DRAM space
(
CS2)*
DRAM space
(
CS2)*
Note: * A single
CSn pin serves as a common RAS output pin for a number of areas. Unused CSn
pins can be used as input/output ports.
When any of bits DRAS2 to DRAS0 is set to 1 in expanded mode, it is not possible to write to
DRCRB, RTMCSR, RTCNT, or RTCOR. However, 0 can be written to the CMF flag in
RTMCSR to clear the flag.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com