| 数据搜索系统,热门电子元器件搜索 |
|
H8/3028F 数据表(PDF) 155 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
H8/3028F 数据表(HTML) 155 Page - Renesas Technology Corp |
|
155 / 923 page ![]() Rev. 2.00, 09/03, page 125 of 890 Bit 7 MXC1 Bit 6 MXC0 Description 0 0 Column address: 8 bits Compared address: Modes 1, 2 8-bit access space A19 to A8 16-bit access space A19 to A9 Modes 3, 4, 5 8-bit access space A23 to A8 16-bit access space A23 to A9 1 Column address: 9 bits Compared address: Modes 1, 2 8-bit access space A19 to A9 16-bit access space A19 to A10 Modes 3, 4, 5 8-bit access space A23 to A9 16-bit access space A23 to A10 1 0 Column address: 10 bits Compared address: Modes 1, 2 8-bit access space A19 to A10 16-bit access space A19 to A11 Modes 3, 4, 5 8-bit access space A23 to A10 16-bit access space A23 to A11 1 Illegal setting Bit 5— CAS CAS CAS CAS Output Pin Select (CSEL): Selects the UCAS and LCAS output pins when areas 2 to 5 are designated as DRAM space. Bit 5 CSEL Description 0 PB4 and PB5 selected as UCAS and LCAS output pins (Initial value) 1 HWR and LWR selected as UCAS and LCAS output pins Bit 4—Refresh Cycle Enable (RCYCE): Enables or disables CAS-before-RAS refresh cycle insertion. When none of areas 2 to 5 has been designated as DRAM space, refresh cycles are not inserted regardless of the setting of this bit. Bit 4 RCYCE Description 0 Refresh cycles disabled (Initial value) 1 DRAM refresh cycles enabled |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |