数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3028F 数据表(PDF) 156 Page - Renesas Technology Corp

部件名 H8/3028F
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3028F 数据表(HTML) 156 Page - Renesas Technology Corp

Back Button H8/3028F Datasheet HTML 152Page - Renesas Technology Corp H8/3028F Datasheet HTML 153Page - Renesas Technology Corp H8/3028F Datasheet HTML 154Page - Renesas Technology Corp H8/3028F Datasheet HTML 155Page - Renesas Technology Corp H8/3028F Datasheet HTML 156Page - Renesas Technology Corp H8/3028F Datasheet HTML 157Page - Renesas Technology Corp H8/3028F Datasheet HTML 158Page - Renesas Technology Corp H8/3028F Datasheet HTML 159Page - Renesas Technology Corp H8/3028F Datasheet HTML 160Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 156 / 923 page
background image
Rev. 2.00, 09/03, page 126 of 890
Bit 3—Reserved: This bit cannot be modified and is always read as 1.
Bit 2—TP Cycle Control (TPC): Selects whether a 1-state or two-state precharge cycle (TP) is to
be used for DRAM read/write cycles and CAS-before-RAS refresh cycles.
The setting of this bit does not affect the self-refresh function.
Bit 2
TPC
Description
0
1-state precharge cycle inserted
(Initial value)
1
2-state precharge cycle inserted
Bit 1—
RAS
RAS
RAS
RAS-CAS
CAS
CAS
CAS Wait (RCW): Controls wait state (Trw) insertion between T
r and Tc1 in DRAM
read/write cycles. The setting of this bit does not affect refresh cycles.
Bit 1
RCW
Description
0
Wait state (Trw) insertion disabled
(Initial value)
1
One wait state (Trw) inserted
Bit 0—Refresh Cycle Wait Control (RLW): Controls wait state (TRW) insertion for CAS-before-
RAS refresh cycles. The setting of this bit does not affect DRAM read/write cycles.
Bit 0
RLW
Description
0
Wait state (TRW) insertion disabled
(Initial value)
1
One wait state (TRW) inserted
6.2.9
Refresh Timer Control/Status Register (RTMCSR)
CKS0
———
0
Initial value
0000111
Read/Write
R/W
——
—
R(W)
*
R/W
R/W
R/W
76543210
CMF
CMIE
CKS2
CKS1
Bit
Note: * Only 0 can be written to clear the flag.
RTMCSR is an 8-bit readable/writable register that selects the refresh timer counter clock. When
the refresh timer is used as an interval timer, RTMCSR also enables or disables interrupt requests.
Bits 7 and 6 of RTMCSR are initialized to 0 by a reset and in the standby modes. Bits 5 to 3 are



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com