数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

H8/3028F 数据表(PDF) 192 Page - Renesas Technology Corp

部件名 H8/3028F
功能描述  Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
PDF  923 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  RENESAS [Renesas Technology Corp]
网页  http://www.renesas.com
标志 RENESAS - Renesas Technology Corp

H8/3028F 数据表(HTML) 192 Page - Renesas Technology Corp

Back Button H8/3028F Datasheet HTML 188Page - Renesas Technology Corp H8/3028F Datasheet HTML 189Page - Renesas Technology Corp H8/3028F Datasheet HTML 190Page - Renesas Technology Corp H8/3028F Datasheet HTML 191Page - Renesas Technology Corp H8/3028F Datasheet HTML 192Page - Renesas Technology Corp H8/3028F Datasheet HTML 193Page - Renesas Technology Corp H8/3028F Datasheet HTML 194Page - Renesas Technology Corp H8/3028F Datasheet HTML 195Page - Renesas Technology Corp H8/3028F Datasheet HTML 196Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 192 / 923 page
background image
Rev. 2.00, 09/03, page 162 of 890
When RAS down mode is selected, the CAS-before-RAS refresh function provided with this
DRAM interface must always be used as the DRAM refreshing method. When a refresh
operation is performed, the
RAS signal goes high immediately beforehand. The refresh
interval setting must be made so that the maximum DRAM
RAS pulse width specification is
observed.
When the self-refresh function is used, the RDM bit must be cleared to 0, and RAS up mode
selected, before executing a SLEEP instruction in order to enter software standby mode.
Select RAS down mode again after exiting software standby mode.
Note that RAS down mode cannot be used when
HWR and LWR are selected for UCAS and
LCAS, a device other than DRAM is connected to external space, and HWR and LWR are
used as write strobes.
• RAS Up Mode
To select RAS up mode, clear the RDM bit to 0 in DRCRA. Each time access to DRAM space
is interrupted and another space is accessed, the
RAS signal returns to the high level. Burst
operation is only performed if DRAM space is continuous. Figure 6.25 shows an example of
the timing in RAS up mode.
A23 to A0
φ
CSn (RAS)
AS
Tp
Tr
Tc2
D15 to D0
T2
Tc1
T1
Tc2
Tc1
PB4/PB5
(
UCAS/LCAS)
Note: n = 2 to 5
DRAM access
DRAM access
External space
access
Figure 6.25 Example of Operation Timing in RAS Up Mode



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com