数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C5122D-RDRUM 数据表(PDF) 70 Page - ATMEL Corporation

部件名 AT89C5122D-RDRUM
功能描述  C51 Microcontroller with USB and Smart Card Reader Interfaces
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 70 Page - ATMEL Corporation

Back Button AT89C5122D-RDRUM Datasheet HTML 66Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 67Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 68Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 69Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 70Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 71Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 72Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 73Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 74Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 70 / 208 page
background image
70
AT83R5122, AT8xC5122/23
4202F–SCR–07/2008
Power-on and Power-off FSM
The Power-on Power-off Finite State Machine (FSM) applies the signals on the smart
card in accordance with ISO7816-3 standard. It conducts the Activation (Cold Reset and
Warm Reset as well as De-Activation) it also manages the exception conditions such as
overcurrent (see DC/DC Converter)
To be able to power on the SCIB, the card presence is mandatory. Upon detectection of
a card presence, the Terminal initiate a Cold Reset Activation.
The Cold Reset Activation Terminal procedure is as follow and the Figure 36. Timing
indications are given according to ISO IEC 7816
RESET= Low , I/O in the receive state
Power Vcc (see DC/DC Converter)
Once Vcc is established, apply Clock at time Ta
Maintain Reset Low until time Ta+tb (tb< 400 clocks)
Monitor The I/O line for the Answer To Reset (ATR) between 400 and 40000
clock cycles after Tb. ( 400 clocks < tc < 40000clocks)
Figure 36.
SCIB Activation Cold Reset Sequence after a Card Insertion
The Warm Reset Activation Terminal procedure is as follow and the Figure 37
Vcc active, Reset = High, CLK active
Terminal drive Reset low at time T to initiate the warm Reset. Reset=0
maintained for at least 400 clocks until time Td = T+te (400 clocks < te)
Terminal keep the IO line in receive state
Terminal drive Reset high after at least 400 clocks at time Td
ICC shall respond with an ATR within 40000 clocks (tf<40000 clocks)
Figure 37.
SCIB Activation Warm Reset Sequence
CVCC
CRST
CCLK
CIO
Data
Undefined
Ta
Ta+tb
Tb+tc
CVCC
CRST
CCLK
CIO
Data
TTd=T + te
Td + tf
Undefined



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com