数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C5122D-RDRUM 数据表(PDF) 50 Page - ATMEL Corporation

部件名 AT89C5122D-RDRUM
功能描述  C51 Microcontroller with USB and Smart Card Reader Interfaces
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 50 Page - ATMEL Corporation

Back Button AT89C5122D-RDRUM Datasheet HTML 46Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 47Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 48Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 49Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 50Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 51Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 52Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 53Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 54Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 50 / 208 page
background image
50
AT83R5122, AT8xC5122/23
4202F–SCR–07/2008
Reset Value = XXXX XXX0b
Reset Value = 0000 0000b
Reset Value = 0000 0000b
Table 27.
Clock Configuration Register 1 - CKCON1 (S:AFh) only for AT8xC5122
765
43210
----
---
SPIX2
Bit Number
Bit Mnemonic Description
7 - 4
-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
3-
Reserved
The value read from this bit is indeterminate. Do not set this bit.
0SPIX2
SPI clock
This control bit is validated when the CPU clock X2 is set. When X2 is low,
this bit has no effect.
Cleared to bypass the 1/2 prescaler.
Set to select the 1/2 output for this peripheral.
Table 28.
PLL Control Register - PLLCON (S:A3h)
765
43210
-
-
-
-
-
EXT48
PLLEN
PLOCK
Bit Number
Bit Mnemonic Description
7 - 3
-
Reserved
The value read from these bits is always 0. Do not set this bits.
2EXT48
External 48 MHz Enable Bit
Set this bit to select XTAL1 as USB clock.
Clear this bit to select PLL as USB clock.
SCIB clock is controlled by EXT48 bit and XTSCS bit.
1PLLEN
PLL Enable bit
Set to enable the PLL.
Clear to disable the PLL.
0PLOCK
PLL Lock Indicator
Set by hardware when PLL is locked
Clear by hardware when PLL is unlocked
Table 29.
PLL Divider Register - PLLDIV (S:A4h)
765
43210
R3
R2
R1
R0
N3
N2
N1
N0
Bit Number
Bit Mnemonic Description
7 - 4
R3:0
PLL R Divider Bits
3 - 0
N3:0
PLL N Divider Bits



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com