AT89C5122D-RDRUM datasheet(20/208 Pages) ATMEL

20 / 208 page

AT83R5122, AT8xC5122/23

4202F–SCR–07/2008

An access to external XRAM memory locations higher than the accessible size of the

memory (roll-over feature) will be performed with the MOVX DPTR instructions, with P0

and P2 as data/address busses, WR and RD as respectively write and read signals.

Accesses above XRAM size can only be done by the use of DPTR.

If EXTRAM=1 the MCU fetches the data from external XRAM Memory. There can be up

to 64 KBytes of external XRAM Memory.

The hardware configuration for external Data Memory Access is shown in Figure 9

Figure 9.

Accessing to External XRAM Memory

MOVX @Ri and MOVX @DPTR will be similar to the standard 80C51. MOVX @ Ri will

provide an eight-bit address multiplexed with data on Port 0 and any output port pins

can be used to output higher order address bits. This is to provide the external paging

capability. MOVX @DPTR will generate a sixteen-bit address. Port 2 outputs the high-

order eight address bits (DPH) while Port0 multiplexes the low-order eight address bits

(DPL) with data. MOVX @ Ri and MOVX @DPTR will generate either read or write sig-

nals on WR and RD.

Ports P0, P2 are not affected and RD, WR signals are not activated during access to

internal XRAM.

Note that external XRAM Memory access is only available on High Pin Count Packages.

External Program Memory and external XRAM Memory may be combined if desired by

applying the RD and PSEN signals to the inputs of an AND gate and using the ouput of

the gate as the read strobe to the external program/data memory.

Dual Data Pointer

The additional data pointer can be used to speed up code execution and reduce code

size.

The dual DPTR structure is a way by which the chip will specify the address of an exter-

nal data memory location. There are two 16-bit DPTR registers that address the external

memory, and a single bit called DPS = AUXR1.0 (see Table 7) that allow the program

code to switch between them (Figure 10).

EXTERNAL XRAM

MEMORY

AT83R5122,

AD7:0

A15:8

A7:0

A15:8

D7:0

A7:0

ALE

RD#

WR#

Latch

PSEN

STROBE

AT89C5122D-RDRUM 数据表(PDF) 20 Page - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 20 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载