AT89C5122D-RDRUM datasheet(78/208 Pages) ATMEL

78 / 208 page

AT83R5122, AT8xC5122/23

4202F–SCR–07/2008

Reset Value = 0X00 0000b

Table 45.

Smart Card Contacts Register - SCCON (S:ACh, SCRS=0)

765

CLK

CARDC8

CARDC4

CARDIO

CARDCLK

CARDRST

CARDVCC

Bit Number

Bit Mnemonic

Description

7CLK

Card Clock Selection

Clear this bit to use the Card CLK bit (CARDCLK bit below) to drive Card CLK (P1.4) pin.

Set this bit to use CK_XTAL1 or CK_PLL signals for CK_ISO to drive the Card CLK pin (CCLK = P1.4 pin)

Note:

internal synchronization avoids glitches on the CLK pin when switching this bit.

Reserved

This bit can be changed by software but the read value is indeterminate.

CARDC8

Card C8

Clear this bit to drive a low level on the Card C8 pin (CC8 = P1.1 pin).

Set this bit to set a high level on the Card C8 pin (CC8 = P1.1 pin)..

The CC8 pin can be used as a pseudo bi-directional I/O when this bit is set.

Warning

: VCARDOK=1 (SCISR.4 bit) condition must be true to change the state of CC8 pin

CARDC4

Card C4

Clear this bit to drive a low level on the Card C4 pin (CC4 = P1.3 pin).

Set this bit to set a high level on the Card C4 pin (CC4 = P1.3 pin).

The CC4 pin can be used as a pseudo bi-directional I/O when this bit is set.

Warning

: VCARDOK=1 (SCISR.4 bit) condition must be true to change the state of CC4 pin

3CARDIO

Card I/O

If UART bit is cleared in SCICR register, this bit enables the use of the Card IO pin (CIO = P1.0) as a C51

pseudo bi-directional port :

To read from CIO (P1.0) port pin : set CARDIO (P1.0) bit then read CARDIO (P1.0) bit to have the CIO port

value

To write in CIO (P1.0) port pin : set CARDIO (P1.0) bit to write a 1 in CIO (P1.0) port pin , clear CARDIO (P1.0)

bit to write a 0 in CIO (P1.0) port pin.

Warning

: VCARDOK=1 (SCISR.4 bit) condition must be true to change the state of CIO pin

CARDCLK

Card CLK

When the CLK bit is cleared in SCCON Register, the value of this bit is driven to the Card CLK pin.

Warning

: VCARDOK=1 (SCISR.4 bit) condition must be true to change the state of Card CLK pin

CARDRST

Card RST

Clear this bit to drive a low level on the Card RST pin.

Set this bit to set a high level on the Card RST pin.

Warning

: VCARDOK=1 (SCISR.4 bit) condition must be true to change the state of Card RST pin

CARDVCC

Card VCC Control

Clear this bit to desactivate the Card interface and set its power-off. The other bits of SCCON register have no

effect while this bit is cleared.

Set this bit to power-on the Card interface. The activation sequence should be handled by software.

AT89C5122D-RDRUM 数据表(PDF) 78 Page - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 78 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

AT89C5122D-RDRUM 数据表(PDF) 78 Page - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 78 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载