| 数据搜索系统,热门电子元器件搜索 |
|
AT89C5122D-RDRUM 数据表(PDF) 84 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT89C5122D-RDRUM 数据表(HTML) 84 Page - ATMEL Corporation |
|
84 / 208 page ![]() 84 AT83R5122, AT8xC5122/23 4202F–SCR–07/2008 Reset Value = 0000 1100b Reset Value = XXXX XXX0b Reset Value = 0000 0000b Table 53. Smart Card Transmit Guard Time Register 0 - SCGT0 (S:B4h, SCRS=1) 76 54 32 10 GT7 GT6 GT5 GT4 GT3 GT2 GT1 GT0 Bit Number Bit Mnemonic Description 7 - 0 GT[7:0] Transmit Guard Time LSB The minimum time between two consecutive start bits in transmit mode is GT[8:0] * ETU. This is equal to ISO IEC Guard Time +10 (see Guard Time Counter description. According to ISO IEC 7816,the time between 2 consecutive leading edge start bits can be set between 11 and 266 (11 to 254+12 ETUs). Table 54. Smart Card Transmit Guard Time Register 1 - SCGT1 (S:B5h, SCRS=1) 76 54 32 10 -- -- -- - GT8 Bit Number Bit Mnemonic Description 7 - 1 - Reserved The value read from these bits is indeterminate. Do not change these bits. 0GT8 Transmit Guard Time MSB Used together with the Transmit Guard Time LSB in SCGT0 register (Table 53). Table 55. Smart Card Character/Block Waiting Time Register 3 SCWT3 (S:C1h, SCRS=0) 76 54 32 10 WT31 WT30 WT29 WT28 WT27 WT26 WT25 WT24 Bit Number Bit Mnemonic Description 7 - 0 WT[31:24] Waiting Time Byte3 Used together with WT[23:0] in registers SCWT2,SCWT1, SCWT0 (see Table 56). |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |