数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C5122D-RDRUM 数据表(PDF) 40 Page - ATMEL Corporation

部件名 AT89C5122D-RDRUM
功能描述  C51 Microcontroller with USB and Smart Card Reader Interfaces
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 40 Page - ATMEL Corporation

Back Button AT89C5122D-RDRUM Datasheet HTML 36Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 37Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 38Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 39Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 40Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 41Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 42Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 43Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 44Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 208 page
background image
40
AT83R5122, AT8xC5122/23
4202F–SCR–07/2008
Phase Lock Loop (PLL)
PLL Description
The AT83R5122, AT8xC5122/23’s PLL is used to generate internal high frequency
clock synchronized with an external low-frequency. Figure 16 shows the internal struc-
ture of the PLL.
The PFLD block is the Phase Frequency Comparator and Lock Detector. This block
makes the comparison between the reference clock coming from the N divider and the
reverse clock coming from the R divider and generates some pulses on the Up or Down
signal depending on the edge position of the reverse clock. The PLLEN bit in PLLCON
register is used to enable the clock generation. When the PLL is locked, the bit PLOCK
in PLLCON register is set.
The CHP block is the Charge Pump that generates the voltage reference for the VCO by
injecting or extracting charges from the external filter connected on PLLF pin (see
Figure 17). Value of the filter components are detailed in the Section “DC
Characteristics”.
The VCO block is the Voltage Controlled Oscillator controlled by the voltage VREF pro-
duced by the charge pump. It generates a square wave signal: the PLL clock. The
CK_PLL frequency is defined by the follwing formula:
FCK_PLL = FCK_XTAL1 * (R+1) / (N+1)
Figure 16.
PLL Block Diagram and Symbol
Figure 17.
PLL Filter Value
PLL Programming
The PLL must be programmed to work at 96 MHz frequency by means of PLLCON and
PLLDIV registers. As soon as the PLL is enabled, the firmware must wait for the lock bit
status to ensure that the PLL is ready.
PLLEN
PLLCON.1
N3:0
N Divider
R divider
VCO
CK_PLL
CK_XTAL1
PFLD
PLOCK
PLLCON.0
PLLF
CHP
VREF
Up
Down
R3:0
VSS
PLLF
VSS
1,8 K
Ω
150 pF
33 pF



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com