数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AT89C5122D-RDRUM 数据表(PDF) 71 Page - ATMEL Corporation

部件名 AT89C5122D-RDRUM
功能描述  C51 Microcontroller with USB and Smart Card Reader Interfaces
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ATMEL [ATMEL Corporation]
网页  http://www.atmel.com
标志 ATMEL - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 71 Page - ATMEL Corporation

Back Button AT89C5122D-RDRUM Datasheet HTML 67Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 68Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 69Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 70Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 71Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 72Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 73Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 74Page - ATMEL Corporation AT89C5122D-RDRUM Datasheet HTML 75Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 71 / 208 page
background image
71
AT83R5122, AT8xC5122/23
4202F–SCR–07/2008
Removal of the smart card will automatically start the power off sequence as described
in Figure 38.
The SCIB deactivation sequence after a reset of the CPU or after a lost of power supply
is ISO7816-3 compliant. The switching order of the signals is the same as in Figure 38
but the delay between signals is analog and not clock dependant.
Figure 38.
SCIB Deactivation Sequence after a Card Extraction
Interrupt Generator
There are several sources of interruption but the SCIB macro-cell issues only one inter-
rupt signal: SCIBIT.
Figure 39.
SCIB Interrupt Sources
This signal is high level active. Each of the sources is able to activate the SCIB interrup-
tion which is cleared when the Smart Card Interrupt register is read by the
microcontroller.
If during the read of the Smart Card Interrupt register another interrupt occurs, the acti-
vation of the corresponding bit in the Smart Card Interrupt register and the new SCIB
interruption is delayed until the interrupt register is read by the microcontroller.
Warning
: Each bit of the SCIIR register is irrelevant while the corresponding interrup-
tion is disabled in SCIER register. When the interruption mode is not used, the bits of
the SCISR register must be used instead of the bits of the SCIIR register.
CVCC
CRST
CCLK
CIO
8 Clock Cycles
ESCTBI
ICARDER
ESCWTI
ESCRI
ESCPI
EVCARDER
Transmit buffer
copied to shift register
Output current
out of range
Output voltage
out of range
Timeout on WT
counter
Complete
transmission
Complete
reception
Parity error
detected
SCIB IT
ESCTI
SCTBI
ICARDERR
VCARDERR
SCWTI
SCTI
SCRI
SCPI



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com