AT89C5122D-RDRUM datasheet(83/208 Pages) ATMEL

83 / 208 page

AT83R5122, AT8xC5122/23

4202F–SCR–07/2008

Reset Value = 0XXX X001b

Reset Value = 0111 0100b

Table 51.

Smart Card ETU Register 1 - SCETU1 (S:ADh, SCRS=1)

COMP

ETU10

ETU9

ETU8

Bit Number

Bit Mnemonic

Description

7COMP

Compensation

Clear this bit when no time compensation is needed (i.e. when the ETU to Card CLK period ratio is close to an

integer with an error less than 1/4 of Card CLK period).

Set this bit otherwise and reduce the ETU period by 1 Card CLK cycle for even bits.

6-3

Reserved

The value read from these bits is indeterminate. Do not change these bits.

2-0

ETU[10:8]

ETU MSB

Used together with the ETU LSB in SCETU0 (Table 52)

Warning

: the ETU counter is reloaded at each register’s write operation.

Do not change this register during character reception or transmission or while Guard Time or Waiting Time

Counters are running.

Table 52.

Smart Card ETU Register 0 - SCETU0 (S:ACh, SCRS=1)

ETU7

ETU6

ETU5

ETU4

ETU3

ETU2

ETU1

ETU0

Bit Number

Bit Mnemonic

Description

7 - 0

ETU[7:0]

ETU LSB

The Elementary Time Unit is (ETU[10:0] - 0.5*COMP)/f, where f is the Card CLK frequency.

According to ISO 7816, ETU[10:0] can be set between 11 and 2048.

The default reset value of ETU[10:0] is 372 (F=372, D=1).

AT89C5122D-RDRUM 数据表(PDF) 83 Page - ATMEL Corporation

AT89C5122D-RDRUM 数据表(HTML) 83 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载