数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AD9548/PCBZ 数据表(PDF) 5 Page - Analog Devices

部件名 AD9548/PCBZ
功能描述  Quad/Octal Input Network Clock Generator/Synchronizer
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9548/PCBZ 数据表(HTML) 5 Page - Analog Devices

  AD9548/PCBZ Datasheet HTML 1Page - Analog Devices AD9548/PCBZ Datasheet HTML 2Page - Analog Devices AD9548/PCBZ Datasheet HTML 3Page - Analog Devices AD9548/PCBZ Datasheet HTML 4Page - Analog Devices AD9548/PCBZ Datasheet HTML 5Page - Analog Devices AD9548/PCBZ Datasheet HTML 6Page - Analog Devices AD9548/PCBZ Datasheet HTML 7Page - Analog Devices AD9548/PCBZ Datasheet HTML 8Page - Analog Devices AD9548/PCBZ Datasheet HTML 9Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 5 / 112 page
background image
AD9548
Rev. 0 | Page 5 of 112
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
Incremental Power Dissipation
Conditions = typical configuration; table values show the
change in power due to the indicated operation.
SYSCLK PLL Off
−105
mW
fSYSCLK = 1 GHz1; high frequency direct input mode.
Input Reference On
Differential
7
mW
Single-Ended
13
mW
Output Distribution Driver On
LVDS
70
mW
LVPECL
75
mW
CMOS
65
mW
A single 3.3 V CMOS output with a 10 pF load.
1 fSYSCLK is the frequency at the SYSCLKP and SYSCLKN pins.
2 fS is the sample rate of the output DAC.
3 fDDS is the output frequency of the DDS.
LOGIC INPUTS (M7 TO M0, RESET, TDI, TCLK, TMS)
Table 4.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LOGIC INPUTS (M7 to M0, RESET, TDI, TCLK, TMS)
Input High Voltage (VIH)
2.1
V
Input Low Voltage (VIL)
0.8
V
Input Current (IINH, IINL)
±80
±200
μA
Input Capacitance (CIN)
3
pF
LOGIC OUTPUTS (M7 TO M0, IRQ, TDO)
Table 5.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
LOGIC OUTPUTS (M7 to M0, IRQ, TDO)
Output High Voltage (VOH)
2.7
V
IOH = 1 mA
Output Low Voltage (VOL)
0.4
V
IOL = 1 mA
IRQ Leakage Current
Open-drain mode
Active Low Output Mode
1
μA
VOH = 3.3 V
Active High Output Mode
1
μA
VOL =-0 V
SYSTEM CLOCK INPUTS (SYSCLKP/SYSCLKN)
Table 6.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SYSTEM CLOCK PLL BYPASSED
Input Frequency Range
500
1000
MHz
Minimum Input Slew Rate
1000
V/μs
Minimum limit imposed for jitter
performance
Duty Cycle
40
60
%
Common-Mode Voltage
1.2
V
Internally generated
Differential Input Voltage Sensitivity
100
mV p-p
Minimum voltage across pins required to
ensure switching between logic states;
the instantaneous voltage on either pin
must not exceed the supply rails; can
accommodate single-ended input by ac
grounding unused input
Input Capacitance
2
pF
Single-ended, each pin
Input Resistance
2.5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com