数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

AD9548/PCBZ 数据表(PDF) 11 Page - Analog Devices

部件名 AD9548/PCBZ
功能描述  Quad/Octal Input Network Clock Generator/Synchronizer
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

AD9548/PCBZ 数据表(HTML) 11 Page - Analog Devices

Back Button AD9548/PCBZ Datasheet HTML 7Page - Analog Devices AD9548/PCBZ Datasheet HTML 8Page - Analog Devices AD9548/PCBZ Datasheet HTML 9Page - Analog Devices AD9548/PCBZ Datasheet HTML 10Page - Analog Devices AD9548/PCBZ Datasheet HTML 11Page - Analog Devices AD9548/PCBZ Datasheet HTML 12Page - Analog Devices AD9548/PCBZ Datasheet HTML 13Page - Analog Devices AD9548/PCBZ Datasheet HTML 14Page - Analog Devices AD9548/PCBZ Datasheet HTML 15Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 112 page
background image
AD9548
Rev. 0 | Page 11 of 112
SERIAL PORT SPECIFICATIONS—SPI MODE
Table 17.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
CS
Internal 30 kΩ pull-up resistor
Input Logic 1 Voltage
2.0
V
Input Logic 0 Voltage
0.8
V
Input Logic 1 Current
30
μA
Input Logic 0 Current
110
μA
Input Capacitance
2
pF
SCLK
Internal 30 kΩ pull-down resistor
Input Logic 1 Voltage
2.0
V
Input Logic 0 Voltage
0.8
V
Input Logic 1 Current
1
μA
Input Logic 0 Current
1
μA
Input Capacitance
2
pF
SDIO
As an Input
Input Logic 1 Voltage
2.0
V
Input Logic 0 Voltage
0.8
V
Input Logic 1 Current
1
μA
Input Logic 0 Current
1
μA
Input Capacitance
2
pF
As an Output
Output Logic 1 Voltage
2.7
V
1 mA load current
Output Logic 0 Voltage
0.4
V
1 mA load current
SDO
Output Logic 1 Voltage
2.7
V
1 mA load current
Output Logic 0 Voltage
0.4
V
1 mA load current
TIMING
SCLK
Clock Rate, 1/tCLK
40
MHz
Pulse Width High, tHI
8
ns
Pulse Width Low, tLO
12
ns
SDIO to SCLK Setup, tDS
3
ns
SCLK to SDIO Hold, tDH
0
ns
SCLK to Valid SDIO and SDO, tDV
14
ns
CS to SCLK Setup (tS)
10
ns
CS to SCLK Hold (tC)
0
ns
CS Minimum Pulse Width High
6
ns
SERIAL PORT SPECIFICATIONS—I2C MODE
Table 18.
Parameter
Min
Typ
Max
Unit
Test Conditions/Comments
SDA, SCL (AS INPUT)
No internal pull-up/down resistor.
Input Logic 1 Voltage
0.7 × DVDD3
V
Input Logic 0 Voltage
0.3 × DVDD3
V
Input Current
−10
+10
μA
For VIN = 10% to 90% DVDD3
Hysteresis of Schmitt Trigger Inputs
0.015 × DVDD3
Pulse Width of Spikes That Must Be
Suppressed by the Input Filter, tSP
50
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com