数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

SPEAR320 数据表(PDF) 65 Page - STMicroelectronics

部件名 SPEAR320
功能描述  Embedded MPU with ARM926 core, optimized for factory automation and consumer applications
PDF  73 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPEAR320 数据表(HTML) 65 Page - STMicroelectronics

Back Button SPEAR320 Datasheet HTML 61Page - STMicroelectronics SPEAR320 Datasheet HTML 62Page - STMicroelectronics SPEAR320 Datasheet HTML 63Page - STMicroelectronics SPEAR320 Datasheet HTML 64Page - STMicroelectronics SPEAR320 Datasheet HTML 65Page - STMicroelectronics SPEAR320 Datasheet HTML 66Page - STMicroelectronics SPEAR320 Datasheet HTML 67Page - STMicroelectronics SPEAR320 Datasheet HTML 68Page - STMicroelectronics SPEAR320 Datasheet HTML 69Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 73 page
background image
SPEAr320
Timing requirements
Doc ID 16755 Rev 5
65/73
7.12.2
SPI master mode timings (clock phase = 1)
Figure 26.
SPI master mode external timing (clock phase = 1)
Table 48.
Timing requirements for SPI master mode (clock phase = 1)
No.
Parameters
Min
Max.
Unit
13
tsu(DIV-CLKL)
Setup time, MISO (input) valid
before SSP_CLK (output) rising
edge
Clock
Polarity = 0
-0.4
-0.3
ns
14
tsu(DIV-CLKH)
Setup time, MISO (input) valid
before SSP_CLK (output) falling
edge
Clock
Polarity = 1
-0.4
-0.3
ns
15
th(CLKL-DIV)
Hold time, MISO (input)valid after
SSP_CLK (output) rising edge
Clock
Polarity = 0
0.9
1.7
ns
16
th(CLKH-DIV)
Hold time, MISO (input) valid after
SSP_CLK (output) falling edge
Clock
Polarity = 1
0.9
1.7
ns
Table 49.
Switching characteristics over recommended operating conditions for
SPI master mode (clock phase = 1)
No.
Parameters
Min
Max
Unit
17
td(CLKH-DOV)
Delay time, SSP_CLK (output) falling
edge to MOSI (output) transition
Clock
Polarity = 0
-3.1
2.2
ns
18
td(CLKL-DOV)
Delay time, SSP_CLK (output) rising
edge to MOSI (output) transition
Clock
Polarity = 1
-3.1
2.2
ns
19
td(ENL-CLKH/L)
Delay time, SSP_CSn (output) falling edge to first
SSP_CLK (output) rising or falling edge
T/2
ns
20
td(CLKH/L-ENH)
Delay time, SSP_CLK (output) rising or falling
edge to SSP_CSn (output) rising edge
Tns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com