| 数据搜索系统,热门电子元器件搜索 |
|
SPEAR320 数据表(PDF) 51 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPEAR320 数据表(HTML) 51 Page - STMicroelectronics |
|
51 / 73 page ![]() SPEAr320 Timing requirements Doc ID 16755 Rev 5 51/73 7.3.1 DDR2 read cycle timings Figure 6. DDR2 read cycle waveforms 7.3.2 DDR2 write cycle timings Figure 7. DDR2 write cycle waveforms Table 29. DDR2 read cycle timings Symbol Description Min Max Unit tCK DDR_MEM_CLKP/CLKN cycle time 3 ns tDQSQ DQS to DQ input setup time 0 0.25tCK+0.4 ns tQH DQS to DQ input hold time 0.25tCK+0.7 0.5tCK ns tDQSQ tQH tQH tDQSQ tDQSQ DDR_MEM_DQS DDR_MEM_DQ DDR_MEM_CLKP/ DDR_MEM_CLKN tCK DDR_MEM_DQS DDR_MEM_DQ DDR_MEM_CLKP/ DDR_MEM_CLKN tDS tDH tDH tDS tDS tDH tDQSS |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |