数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

WM8904ECS/R 数据表(PDF) 105 Page - Wolfson Microelectronics plc

部件名 WM8904ECS/R
功能描述  Ultra Low Power CODEC for Portable Audio Applications
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8904ECS/R 数据表(HTML) 105 Page - Wolfson Microelectronics plc

Back Button WM8904ECS/R Datasheet HTML 101Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 102Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 103Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 104Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 105Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 106Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 107Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 108Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 109Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 105 / 188 page
background image
Pre-Production
WM8904
w
PP, Rev 3.3, September 2012
105
A high performance mode of DAC operation can be selected by setting the DAC_OSR128 bit; in
48kHz sample mode, the DAC_OSR128 feature results in 128x oversampling. Audio performance is
improved, but power consumption is also increased.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R33 (21h)
DAC Digital
1
6
DAC_OSR128
0
DAC Oversample Rate Select
0 = Low power (normal OSR)
1 = High performance (double OSR)
R21 (15h)
Clock Rates
1
13:10
CLK_SYS_RAT
E [3:0]
0011
Selects the SYSCLK / fs ratio
0000 = 64
0001 = 128
0010 = 192
0011 = 256
0100 = 384
0101 = 512
0110 = 768
0111 = 1024
1000 = 1408
1001 = 1536
2:0
SAMPLE_RATE
[2:0]
101
Selects the Sample Rate (fs)
000 = 8kHz
001 = 11.025kHz, 12kHz
010 = 16kHz
011 = 22.05kHz, 24kHz
100 = 32kHz
101 = 44.1kHz, 48kHz
110 to 111 = Reserved
Table 62 Automatic Clocking Configuration Control
ADC / DAC CLOCK CONTROL
The clocking of the ADC and DAC circuits is derived from CLK_DSP, which is enabled by
CLK_DSP_ENA. CLK_DSP is generated from SYSCLK which is separately enabled, using the
register bit CLK_SYS_ENA.
Two modes of ADC operation can be selected using the ADC_OSR128 bit; in 48kHz sample mode,
setting the ADC_OSR128 bit results in 128x oversampling. This bit is enabled by default, giving best
audio performance. Deselecting this bit gives 64x oversampling in 48kHz mode, resulting in
decreased power consumption.
Higher performance DAC operation can be achieved by increasing the DAC oversample rate - see
Table 62.
The ADC / DAC Clock Control registers are defined in Table 63.
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
R10 (0Ah)
Analog ADC 0
0
ADC_OSR128
1
ADC Oversampling Ratio
0 = Low Power (64 x fs)
1 = High Performance (128 x fs)
R22 (16h)
Clock Rates 2
1
CLK_DSP_ENA
0
DSP Clock enable
0 = Disabled
1 = Enabled
Table 63 ADC / DAC Clock Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com