数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

WM8904ECS/R 数据表(PDF) 170 Page - Wolfson Microelectronics plc

部件名 WM8904ECS/R
功能描述  Ultra Low Power CODEC for Portable Audio Applications
PDF  188 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  WOLFSON [Wolfson Microelectronics plc]
网页  http://www.wolfsonmicro.com
标志 WOLFSON - Wolfson Microelectronics plc

WM8904ECS/R 数据表(HTML) 170 Page - Wolfson Microelectronics plc

Back Button WM8904ECS/R Datasheet HTML 166Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 167Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 168Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 169Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 170Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 171Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 172Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 173Page - Wolfson Microelectronics plc WM8904ECS/R Datasheet HTML 174Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 188 page
background image
WM8904
Pre-Production
w
PP, Rev 3.3, September 2012
170
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
1XX = divide by 16
000 recommended for FREF > 1MHz
100 recommended for FREF < 64kHz
Register 75h FLL Control 2
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R118 (76h)
FLL Control
3
15:0
FLL_K [15:0]
0000_0000_0
000_0000
Fractional multiply for FREF
(MSB = 0.5)
Frequency Locked
Loop (FLL)
Register 76h FLL Control 3
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R119 (77h)
FLL Control
4
14:5
FLL_N [9:0]
01_0111_0
111
Integer multiply for FREF
(LSB = 1)
Frequency Locked
Loop (FLL)
3:0
FLL_GAIN [3:0]
0000
FLL Gain applied to error
0000 = x 1 (Recommended value)
0001 = x 2
0010 = x 4
0011 = x 8
0100 = x 16
0101 = x 32
0110 = x 64
0111 = x 128
1000 = x 256
Recommended that these are not changed from
default.
Frequency Locked
Loop (FLL)
Register 77h FLL Control 4
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R120 (78h)
FLL Control
5
4:3
FLL_CLK_REF_
DIV [1:0]
00
FLL Clock Reference Divider
00 = MCLK / 1
01 = MCLK / 2
10 = MCLK / 4
11 = MCLK / 8
MCLK (or other input reference) must be divided
down to <=13.5MHz.
For lower power operation, the reference clock can
be divided down further if desired.
Frequency Locked
Loop (FLL)
1:0
FLL_CLK_REF_
SRC [1:0]
00
FLL Clock source
00 = MCLK
01 = BCLK
10 = LRCLK
11 = Reserved
Frequency Locked
Loop (FLL)
Register 78h FLL Control 5



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com