数据搜索系统，热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

预览 PDF HTML

ADRF6850BCPZ-R7 数据表(PDF) 28 Page - Analog Devices

部件名 ADRF6850BCPZ-R7
功能描述  100 MHz to 1000 MHz Integrated Broadband Receiver
PDF  36 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  AD [Analog Devices]
网页  http://www.analog.com
标志 AD - Analog Devices

ADRF6850BCPZ-R7 数据表(HTML) 28 Page - Analog Devices

Back Button ADRF6850BCPZ-R7 Datasheet HTML 24Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 25Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 26Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 27Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 28Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 29Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 30Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 31Page - Analog Devices ADRF6850BCPZ-R7 Datasheet HTML 32Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 36 page
background image
ADRF6850
Rev. 0 | Page 28 of 36
Table 16. Register CR9 (Address 0x09), Charge Pump
Current Setting
Bit
Description
[7:4]
Charge pump current1
0000 = 0.31 mA (default)
0001 = 0.63 mA
0010 = 0.94 mA
0011 = 1.25 mA
0100 = 1.57 mA
0101 = 1.88 mA
0110 = 2.19 mA
0111 = 2.50 mA
1000 = 2.81 mA
1001 = 3.13 mA
1010 = 3.44 mA
1011 = 3.75 mA
1100 = 4.06 mA
1101 = 4.38 mA
1110 = 4.69 mA
1111 = 5.00 mA
3
Reserved
2
Reserved
1
Reserved
0
Reserved
1 Double buffered. Load on the write to Register CR0.
Table 17. Register CR10 (Address 0x0A), Reference
Frequency Control
Bit
Description
7
Reserved1
6
R divide-by-2 divider enable1
0 = bypass R divide-by-2 divider
1 = enable R divide-by-2 divider
5
R-doubler enable1
0 = disable doubler (default)
1 = enable doubler
[4:0]
5-bit R-divider setting1
00000 = divide by 32 (default)
00001 = divide by 1
00010 = divide by 2
…
11110 = divide by 30
11111 = divide by 31
1 Double buffered. Load on the write to Register CR0.
Table 18. Register CR12 (Address 0x0C), PLL Power-Up
Bit
Description
7
Reserved
6
Reserved
5
Reserved
4
Reserved
3
Reserved
2
PLL power-down
0 = power up PLL (default)
1 = power down PLL
1
Reserved
0
Reserved
Table 19. Register CR14 (Address 0x0E), Lock Detector
Control 2
Bit
Description
7
Lock Detector Up/Down Count 2
0 = 2048/3072 up/down pulses
1 = 4096 up/down pulses
6
Reserved
5
Reserved
4
Reserved
3
Reserved
2
Reserved
1
Reserved
0
Reserved
Table 20. Register CR23 (Address 0x17), Lock Detector
Control 1
Bit
Description
7
Reserved
6
Reserved
5
Reserved
4
Lock detector enable
0 = lock detector disabled (default)
1 = lock detector enabled
3
Lock detector up/down count
With Register CR14[7] = 0:
0 = 3072 up/down pulses
1 = 2048 up/down pulses
2
Lock detector precision
0 = low, coarse (16 ns)
1 = high, fine (6 ns)
1
Reserved
0
Reserved



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com