数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

LSM6DB0 数据表(PDF) 30 Page - STMicroelectronics

部件名 LSM6DB0
功能描述  3D accelerometer, 3D gyroscope and signal processor
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

LSM6DB0 数据表(HTML) 30 Page - STMicroelectronics

Back Button LSM6DB0 Datasheet HTML 26Page - STMicroelectronics LSM6DB0 Datasheet HTML 27Page - STMicroelectronics LSM6DB0 Datasheet HTML 28Page - STMicroelectronics LSM6DB0 Datasheet HTML 29Page - STMicroelectronics LSM6DB0 Datasheet HTML 30Page - STMicroelectronics LSM6DB0 Datasheet HTML 31Page - STMicroelectronics LSM6DB0 Datasheet HTML 32Page - STMicroelectronics LSM6DB0 Datasheet HTML 33Page - STMicroelectronics LSM6DB0 Datasheet HTML 34Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 30 / 66 page
background image
Microprocessor functionality
LSM6DB0
30/66
DocID025603 Rev 1
8
Microprocessor functionality
8.1
ARM Cortex-M0 core
The ARM Cortex-M0 processor is a very low gate count, energy-efficient processor. It has
been developed to provide an energy-efficient processor for microcontrollers and embedded
applications requiring an area-optimized processor. The ARM Cortex-M0 32-bit RISC
processor uses Thumb-2® technology, providing a blend of 16/32-bit instructions delivering
a smaller code size to 8-bit and 16-bit architectures.
Owing to its embedded ARM core, the LSM6DB0 is compatible with all ARM tools and
software.
8.1.1
Nested vectored interrupt controller (NVIC)
The ARM Cortex-M0 processor supports up to 32 interrupt requests (IRQ), a non-maskable
interrupt (NMI), and various system exceptions. The NVIC and the ARM Cortex-M0
processor core are closely coupled and provide:
– Low-latency interrupt processing
– Four interrupt priority levels
– Efficient processing of late-arriving interrupts and higher priority interrupts
– Support for tail-chaining
8.2
Power supply scheme
– VDD(c) = 1.8 V to 3.3 V: external power supply for master serial port (DIO6 to DIO10).
Provided through VDD pin.
– VDD1.8(c) = 1.8 V: external power supply for internal regulator. Provided through
VDD1.8 pin.
The LSM6DB0 integrates an LDO regulator which is used to generate the power supply for
the internal digital circuitry. The LDO supplies 1.2 V for the digital blocks and requires a
decoupling capacitor for stable operation.
Figure 14. LSM6DB0 digital power supply generation
c. For minimum and maximum operating conditions of VDD and VDD1.8 refer to Table 5.
LDO
digital logic
1.2V
VDD1.8 (pin#1)
LDO1.2 (pin#13)
GND
220 nF
External decoupling
capacitor
1.8 V supply
GND (pin#12)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com