数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST9 数据表(PDF) 131 Page - STMicroelectronics

部件名 ST9
功能描述  USER GUIDE
PDF  146 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST9 数据表(HTML) 131 Page - STMicroelectronics

Back Button ST9 Datasheet HTML 127Page - STMicroelectronics ST9 Datasheet HTML 128Page - STMicroelectronics ST9 Datasheet HTML 129Page - STMicroelectronics ST9 Datasheet HTML 130Page - STMicroelectronics ST9 Datasheet HTML 131Page - STMicroelectronics ST9 Datasheet HTML 132Page - STMicroelectronics ST9 Datasheet HTML 133Page - STMicroelectronics ST9 Datasheet HTML 134Page - STMicroelectronics ST9 Datasheet HTML 135Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 131 / 146 page
background image
131/146
ST9 USER GUIDE
6 DETAILED BLOCK DIAGRAMS
Here are the detailed block diagrams to supplement to the simplified ones used at various
points throughout this book.
6.7 EXTERNAL INTERRUPT CONTROLLER
Figure 47
. External Interrupt Block Diagram
INT 0 Pin
End of Count WDR
see Timer Watchdog
and reset circuitry
Rising (set) or falling (reset) edge trigger event
Watchdog or INT 0 pin
1
0
INT A0 interrupt
to the core
0
1
Interrupt pending bit: channel A0
Comparison between
CPL and priority
level of INT A0
0' for INTA0'
These bits are the MSB of the pointers in the
vector table, for the 8 external interrupts.
From another interrupt source;
Hardware interrupt daisy chain
IEN is common
for the 8 external
maskable interrupts
(See the priority level arbitration)
0
TED1 TED0 TEC1 TEC0 TEB1 TEB0 TEA1 TEA0
7
EITR (R242 page 0)
External Interrupt Trigger Event Register
IPD1 IPD0 IPC1 IPC0 IPB1 IPB0 IPA1 IPA0
IMD1 IMD0 IMC1
IMB1 IMB0 IMA1 IMA0
Interrupt mask bit channel A0
TEA0: Trigger event of Interrupt Channel A0
IAOS: Interrupt A0 Selection bit
IPA0: Interrupt Pending bit Channel A0 (set and reset by
hardware, except if one wishes a software interrupt)
IMA0: Interrupt Mask Bit Channel A0
CPL(0,1,2):Current priority level of main
PL(1A,2A):Priority level of group INTA0, INTA1
IEN:
Interrupt Enable
level of INT A0
0
V7
V6
V5
V4
TLTEV TLIS IAOS EWEN
7
EIVR (R246 page 0)
External Interrupt Vector Register
(See vector table organisation)
0
7
EIPR (R243 page 0)
External Interrupt Pending Register
0
7
EIMR (R244 page 0)
External Interrupt Mask-bit Register
IMC0
PL2D
PL2C
PL2B PL1B PL2A PL1A
0
7
EIPLR (R245 page 0)
External Interrupt Priority Level Register
PL1C
GCEN TLIP TLI
IAM CPL2 CPL1 CPL0
0
7
CICR (R230)
Central Interrupt Control Register
IEN
PL1D



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com