AX88796 datasheet(12/71 Pages) ASIX

12 / 71 page

ASIX ELECTRONICS CORPORATION

AX88796 L

3-in-1 Local Bus Fast Ethernet Controller

2.0 Signal Description

The following terms describe the AX88796 pin-out:

All pin names with the “/” suffix are asserted low.

The following abbreviations are used in following Tables.

Input

Pull Up

Output

Pull Down

I/O

Input/Output

Power Pin

Open Drain

2.1 Local CPU Bus Interface Signals Group

SIGNAL

TYPE

PIN NO.

DESCRIPTION

SA[9:1],

SA[0]/LDS

15,

12 – 4

System Address : Signals SA[9:0] are address bus input lines, which

lower I/O spaces on chip. SA[0] also means Lower Data Strobe

(/LDS) active low signal in 68K application mode.

/BHE

/UDS

I/PU

Bus High Enable or Upper Data Strobe : Bus High Enable is active

low signal in some 16-bit application mode, which enable high bus

(SD[15:8]) active. The signal also name as Upper Data Strobe (/UDS)

for 68K application mode.

SD[15:0]

I/O/PD

23 – 26,

29 – 33,

35 – 39,

41 – 42

System Data Bus : Signals SD[15:0] constitute the bi-directional data

bus.

IREQ/IREQ

Interrupt Request : When ISA BUS or 80186 CPU mode is select.

IREQ is asserted high to indicate the host system that the chip

requires host software service. When MC68K or MCS-51 CPU mode

is select. /IREQ is asserted low to indicate the host system that the

chip requires host software service.

RDY/DTACK

Ready : This signal is set low to insert wait states during Remote

DMA transfer.

/Dtack : When Motorola CPU type is selected, the pin is active low

inform CPU that data is accepted.

/CS

I/PU

128

Chip Select

When the /CS signal is asserted, the chip is selected.

/IORD

I/PU

I/O Read :The host asserts /IORD to read data from AX88796 I/O

space. When Motorola CPU type is select , the pin is useless.

/IOWR

R/W

I/PU

I/O Write :The host asserts /IOWR to write data into AX88796 I/O

space. When Motorola CPU type is select, the pin is active high for

read operation at the same time.

/OCS16

123

I/O is 16 Bit Port : The /IOIS16 is asserted when the address at the

range corresponds to an I/O address to which the chip responds, and

the I/O port addressed is capable of 16-bit access.

AEN

/PSEN

I/PD

Address Enable : The signal is asserted when the address bus is

available for DMA cycle. When negated (low), AX88796 an I/O slave

device may respond to addresses and I/O command.

PSEN : This signal is active low for 8051 program access. For I/O

device, AX88796, this signal is active high to access the chip. This

signal is for 8051 bus application only.

Tab - 1 Local CPU bus interface signals group

AX88796 数据表(PDF) 12 Page - ASIX Electronics Corporation

AX88796 数据表(HTML) 12 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载

链接网址

AX88796 数据表(PDF) 12 Page - ASIX Electronics Corporation

AX88796 数据表(HTML) 12 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表 下载

链接网址

数据表下载