AX88796 datasheet(27/71 Pages) ASIX

27 / 71 page

ASIX ELECTRONICS CORPORATION

AX88796 L

3-in-1 Local Bus Fast Ethernet Controller

D15

Destination Address 0

Destination Address 1

Destination Address 2

Destination Address 3

Destination Address 4

Destination Address 5

Source Address 0

Source Address 1

Source Address 2

Source Address 3

Source Address 4

Source Address 5

Type / Length 0

Type / Length 1

Data 0

Data 1

…

BOS = 1, WTS = 1 in Data Configuration Register.

This format is used with MC68K Mode.

Destination Address 0 (DA0)

Destination Address 1 (DA1)

Destination Address 2 (DA2)

Destination Address 3 (DA3)

Destination Address 4 (DA4)

Destination Address 5 (DA5)

Source Address 0 (SA0)

Source Address 1 (SA1)

Source Address 2 (SA2)

Source Address 3 (SA3)

Source Address 4 (SA4)

Source Address 5 (SA5)

Type / Length 0

Type / Length 1

Data 0

Data 1

…

BOS = 0, WTS = 0 in Data Configuration Register.

This format is used with ISA, 80186 or MCS-51 Mode.

Note: All examples above will result in a transmission of a packet in order of DA0 (Destination Address 0),

DA1, DA2, DA3 . . . in byte. Bits within each byte will be transmitted least significant bit first.

4.2.3 Filling Packet to Transmit Buffer (Host fill data to memory)

The Remote DMA channel is used to both assemble packets for transmission, and to remove received packets

from the Receive Buffer Ring. It may also be used as a general purpose slave DMA channel for moving blocks

of data or commands between host memory and local buffer memory. There are two modes of operation, Remote

Write and Remote Read Packet.

Two register pairs are used to control the Remote DMA, a Remote Start Address (RSAR0, RSAR1) and a

Remote Byte Count (RBCR0, RBCR1) register pair. The Start Address Register pair points to the beginning of

the block to be moved while the Byte Count Register pair is used to indicate the number of bytes to be

transferred. Full handshake logic is provided to move data between local buffer memory (Embedded Memory)

and a bidirectional I/O port.

AX88796 数据表(PDF) 27 Page - ASIX Electronics Corporation

AX88796 数据表(HTML) 27 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

数据表下载