数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AX88796 数据表(PDF) 38 Page - ASIX Electronics Corporation

部件名 AX88796
功能描述  3-in-1 Local Bus Fast Ethernet Controller
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ASIX [ASIX Electronics Corporation]
网页  http://www.asix.com.tw
标志 ASIX - ASIX Electronics Corporation

AX88796 数据表(HTML) 38 Page - ASIX Electronics Corporation

Back Button AX88796 Datasheet HTML 34Page - ASIX Electronics Corporation AX88796 Datasheet HTML 35Page - ASIX Electronics Corporation AX88796 Datasheet HTML 36Page - ASIX Electronics Corporation AX88796 Datasheet HTML 37Page - ASIX Electronics Corporation AX88796 Datasheet HTML 38Page - ASIX Electronics Corporation AX88796 Datasheet HTML 39Page - ASIX Electronics Corporation AX88796 Datasheet HTML 40Page - ASIX Electronics Corporation AX88796 Datasheet HTML 41Page - ASIX Electronics Corporation AX88796 Datasheet HTML 42Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 38 / 71 page
background image
ASIX ELECTRONICS CORPORATION
38
AX88796 L
3-in-1 Local Bus Fast Ethernet Controller
5.1.14 Test Register (TR) Offset 15H (Read)
FIELD
NAME
DESCRIPTION
7:4
-
Reserved
3
RST_TX
B
100BASE-TX in Reset : This signal indicates that 100BASE-TX logic of internal PHY is
in reset.
2
RST_10B 10BASE-T in Reset : This signal indicates that 10BASE-T logic of internal PHY is in reset.
1
RST_B Reset Busy : This signal indicates that internal PHY is in reset.
0
AUTOD Autonegotiation Done : This signal goes high whenever internal PHY autonegotiation has
completed. It will go low if autonegotiation has to restart.
5.1.15 General Purpose Input Register (GPI) Offset 17H (Read)
FIELD
NAME
DESCRIPTION
7
-
Reserved
6
GPI2
This register reflects GPI[2] input value. May connect to external PHY speed status.
5
GPI1
This register reflects GPI[1] input value. May connect to external PHY duplex status.
4
GPI0
This register reflects GPI[0] input value. May connect to external PHY link status.
3
-
Reserved
2
I_SPD
This register reflects internal PHY speed status value. Logic one means 100Mbps
1
I_DPX
This register reflects internal PHY duplex status value. Logic one means full duplex.
0
I_LINK This register reflects internal PHY link status value. Logic one means link ok.
5.1.16 GPO and Control (GPOC) Offset 17H (Write)
FIELD
NAME
DESCRIPTION
7
-
Reserved
6
PPDSET Internal PHY Power Down Setting:
Default “0”, Internal PHY is in normal operation mode
Write PPDSET to “1” force Internal PHY into power down mode
5
MPSET Media Set by Program : The signal is valid only when MPSEL is set to high.
When MPSET is logic 0 , internal PHY is selected.
When MPSET is logic 1 , external MII PHY is selected.
4
MPSEL Media Priority Select :
MPSEL
I_LINK
GPI0
Media Selected
0
1
0
Internal PHY
0
1
1
Internal PHY
0
0
0
External MII PHY
0
0
1
Internal PHY
1
X
X
Depend on MPSET bit
3:1
-
Reserved
0
/GPO0
Default “0”. The register reflects to GPO[0] pin with inverted value.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com