数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

AX88796 数据表(PDF) 20 Page - ASIX Electronics Corporation

部件名 AX88796
功能描述  3-in-1 Local Bus Fast Ethernet Controller
PDF  71 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  ASIX [ASIX Electronics Corporation]
网页  http://www.asix.com.tw
标志 ASIX - ASIX Electronics Corporation

AX88796 数据表(HTML) 20 Page - ASIX Electronics Corporation

Back Button AX88796 Datasheet HTML 16Page - ASIX Electronics Corporation AX88796 Datasheet HTML 17Page - ASIX Electronics Corporation AX88796 Datasheet HTML 18Page - ASIX Electronics Corporation AX88796 Datasheet HTML 19Page - ASIX Electronics Corporation AX88796 Datasheet HTML 20Page - ASIX Electronics Corporation AX88796 Datasheet HTML 21Page - ASIX Electronics Corporation AX88796 Datasheet HTML 22Page - ASIX Electronics Corporation AX88796 Datasheet HTML 23Page - ASIX Electronics Corporation AX88796 Datasheet HTML 24Page - ASIX Electronics Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 20 / 71 page
background image
ASIX ELECTRONICS CORPORATION
20
AX88796 L
3-in-1 Local Bus Fast Ethernet Controller
If address Y is found to hash to the value 32 (20H), then FB32 in MAR2 should be initialized to ``1''. This will cause the
AX88796 to accept any multicast packet with the address Y.
Although the hashing algorithm does not guarantee perfect filtering of multicast address, it will perfectly filter up to 64
logical address filteres if these addresses are chosen to map into unique locations in the multicast filter.
Note: The first bit of received packet sequence is 1’s stands by Multicast Address.
4.1.3 Broadcast Address Match Filter
The Broadcast check logic compares the Destination Address Field (first 6 bytes of the received packet) to all 1’s, that is
the values are “FF FF FF FF FF FF FF” in Hex format. If any bit of the six bytes does not equal to 1’s, the Protocol Control
Logic rejects the packet.
4.1.4 Aggregate Address Filter with Receive Configuration Setup
The final address filter decision depands on the destination address types, identified by the above 3 address
match filters, and the setup of parameters of Receive Configuration Register.
Definitions of address match filter result are as following:
Signal
Value
Description
Phy
=1
Unicast Address Match
=0
Unicast Address not Match
Mul
=1
Multicast Address Match
=0
Multicast Address not Match
Bro
=1
Brocast Address Match
=0
Brocast Address not Match
AGG
=1
Aggregate Address Match
=0
Aggregate Address not Match
The meaning of AB, AM and PRO signals, please refer to “Receive Configuration Register”
32-bit CRC Generator
Latch
1 of 64 bit decoder
Filter bit array
X=31 to X=26
Clock
Selected bit
0 = reject, 1= accept



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com