数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

PCF8833U/2DA 数据表(PDF) 77 Page - NXP Semiconductors

部件名 PCF8833U/2DA
功能描述  STN RGB - 132 X 132 X 3 driver
PDF  112 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  PHILIPS [NXP Semiconductors]
网页  http://www.nxp.com
标志 PHILIPS - NXP Semiconductors

PCF8833U/2DA 数据表(HTML) 77 Page - NXP Semiconductors

Back Button PCF8833U/2DA Datasheet HTML 73Page - NXP Semiconductors PCF8833U/2DA Datasheet HTML 74Page - NXP Semiconductors PCF8833U/2DA Datasheet HTML 75Page - NXP Semiconductors PCF8833U/2DA Datasheet HTML 76Page - NXP Semiconductors PCF8833U/2DA Datasheet HTML 77Page - NXP Semiconductors PCF8833U/2DA Datasheet HTML 78Page - NXP Semiconductors PCF8833U/2DA Datasheet HTML 79Page - NXP Semiconductors PCF8833U/2DA Datasheet HTML 80Page - NXP Semiconductors PCF8833U/2DA Datasheet HTML 81Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 112 page
background image
2003 Feb 14
77
Philips Semiconductors
Objective specification
STN RGB - 132
× 132 × 3 driver
PCF8833
13 AC CHARACTERISTICS
VDD1 = 1.5 to 3.3 V; VDD2 =VDD3 = 2.4 to 3.5 V; VSS1 =VSS2 =0V; Tamb = −40 to +85 °C; note 1; unless otherwise
specified.
SYMBOL
PARAMETER
CONDITIONS
MIN.
TYP.
MAX.
UNIT
fframe
LCD frame frequency (internal clock)
VDD1 = 3.0 V
tbf
Hz
fosc
oscillator frequency
notes 2 and 3
600
kHz
fclk(ext)
external clock frequency
tbf
kHz
Reset; see Fig.50
tW(RESL)
reset LOW pulse width
note 4
500
−−
ns
tRSS
reset spike suppression
−−
100
ns
tSU;RESL
reset LOW pulse set-up time after power-on
0
1
µs
tRT
initialization
note 5
0
5ms
tRI
interface ready after reset pulse
0
1
µs
Serial interface; VDD1(min) = 1.65 V; note 6; see Fig.51
TSCYC
serial clock SCLK period (SCLK)
150
−−
ns
tSHW
SCLK pulse width HIGH
60
−−
ns
tSLW
SCLK pulse width LOW
60
−−
ns
tSDS
SDIN data set-up time
60
−−
ns
tSDH
SDIN data hold time
60
−−
ns
tACC
SDOUT access time
CL =30pF
10
50
ns
tOH
SDOUT output disable time
CL = 5 pF;
R=3k
25
50
ns
tSCC
SCLK to SCE time
20
−−
ns
tCHW
SCE pulse width HIGH
40
−−
ns
tCSS
SCE to SCLK set-up time
60
−−
ns
tCSH
SCE to SCLK hold time
65
−−
ns
8-bit parallel (8080-type) interface; VDD1(min) = 1.65 V; note 6; see Fig.52
tCS
CS-WR and CS-RD time
note 7
10
−−
ns
tAH
D/C address hold time
10
−−
ns
tAS
address set-up time
10
−−
ns
TCYC
system cycle time
160
−−
ns
tCCLW
WR control pulse width LOW
Write mode
38
−−
ns
tCCLR
RD control pulse width LOW
Read mode
38
−−
ns
tCCHW
WR control pulse width HIGH
Write mode
90
−−
ns
tCCHR
RD control pulse width HIGH
Read mode
90
−−
ns
tDS
D0 to D7 data set-up time
10
−−
ns
tDH
D0 to D7 data hold time
10
−−
ns
tACC
read access time
note 8; CL =30pF
−−
30
ns
tOH
output disable time
note 8; CL = 5 pF;
R=3k
Ω; note 9
30
160
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com