PCF8833USLASH2DA datasheet(84/112 Pages) PHILIPS

84 / 112 page

2003 Feb 14

Philips Semiconductors

Objective speciﬁcation

STN RGB - 132

× 132 × 3 driver

PCF8833

handbook, full pagewidth

MGU972

INTERFACE

REGISTERS

e.g. SLA[2:0]

to temperature

compensation circuit

OTP CELL

EFD

default = 0

INTERFACE

SFD

default = 1

OTP DEFAULTS

e.g. SLA[2:0]

Fig.56 Factory defaults.

15.3

Seal bit

The module maker programming is performed in the

Calibration mode. This mode is entered via a special

interface command (CALMM). To prevent erroneous

programming, a seal bit has been implemented which

prevents the device from entering Calibration mode. This

seal bit, once programmed, cannot be reversed, thus

further changes in programmed values are not possible.

Applying the programming voltage when not in CALMM

mode will have no effect on the programmed values.

Table 89 Seal bit deﬁnition

15.4

OTP architecture

An OTP cell is divided into a non-volatile programmable

instance containing the value and a register, where the

value is made accessible to the rest of the chip.

In the PCF8833 104 OTP cells are available for the

module maker. These cells are organised in a matrix of

7 rows and 15 columns, where the last row is only partially

used; see Table 90. All the rows of one particular column

of the matrix are filled in parallel by sending 1 byte of data

with the OTPSHTIN command. Byte 15 is sent first

(containing PVB[3:0], BRS and TRS) and byte 0 last

(containing MMVOP[5:0] or SEAL).

Bit 7 of every data byte is not used. An example sequence

on how to fill the matrix is given in Table 96.

The default value of the OTP cells is shown in Table 91.

These values may be changed by programming the OTP

cell. The programming of a cell will invert the default value.

This inversion may only happen once per cell, as the

programming is irreversible.

Table 93 shows an example on how to program the OTP

cells to receive the values given in Table 92. Some

examples are given below:

1. The default for DFA[0] is 0; see Table 91, and it is

required to have DFA[0] = 1; see Table 92. This

means that the value needs to be inverted. Therefore

the OTP cell has to be programmed (a 1 in Table 93).

2. The default for DFA[4] is 1; see Table 91, and it is

required to have DFA[4] = 0; see Table 92. This

means that the value needs to be inverted. Therefore

the OTP cell has to be programmed (a 1 in Table 93).

3. The default for DFA[5] is 1; see Table 91, and it is

required to have DFA[5] = 1; see Table 92. This

means that it is not necessary to change the value.

Therefore it is not necessary to program the OTP cell

(a 0 in Table 93).

4. The default for DFA[6] is 0; see Table 91, and it is

required to have DFA[6] = 0; see Table 92. This

means that it is not necessary to change the value.

Therefore it is not necessary to program the OTP cell

(a 0 in Table 93).

SEAL BIT

ACTION

Calibration mode enabled

Calibration mode disabled

PCF8833U/2DA 数据表(PDF) 84 Page - NXP Semiconductors

PCF8833U/2DA 数据表(HTML) 84 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载