IOBUS0 datasheet(28/88 Pages) FTDI

28 / 88 page

C opyright © Future T ec hnology Devic es I nternational Limited

Datasheet

Vinculum-II Embedded Dual USB Host Controller IC

V ers ion 1 .7

Doc ument N o.: FT _000138 C learance N o.: FT DI# 1 43

With reference to Figure 5.3, it can be seen that IOBUS9-11 and IOBUS16-19 were unused. Figure 5.4

expands upon the previous two figures to detail a fully occupied IOBUS, up to and including IOBUS19.

The gaps at IOBUS9-11 have been filed with 3 GPIO pins, the gaps at IOBUS16-19 have been filled with

the second SPI slave and a further 3 IOBUS pins (17-19) have been allocated to 3 GPIO pins. Note that

GPIO pins A0 and A4 are unused as a sufficient gap wasn't available.

IOBUS0

IOBUS1

IOBUS2

IOBUS3

IOBUS4

IOBUS5

IOBUS6

IOBUS7

IOBUS8

IOBUS9

IOBUS10

IOBUS11

IOBUS12

IOBUS13

IOBUS14

IOBUS15

IOBUS16

IOBUS17

IOBUS18

IOBUS19

IOBUS20

IOBUS21

IOBUS22

IOBUS23

IOBUS24

IOBUS25

IOBUS26

IOBUS27

IOBUS28

IOBUS29

IOBUS30

IOBUS31

IOBUS43

uart_txd

uart_rxd

uart_rts#

uart_cts#

uart_dtr#

uart_dsr#

uart_dcd#

uart_ri#

uart_tx_active

spi_s0_clk

spi_s0_mosi

spi_s0_miso

spi_s0_ss#

spi_s1_clk

spi_s1_mosi

spi_s1_miso

spi_s1_ss#

spi_m_clk

spi_m_mosi

spi_m_miso

spi_m_ss_0#

spi_m_ss_1#

gpio[A0]

gpio[A1]

gpio[A2]

gpio[A3]

gpio[A4]

gpio[A5]

gpio[A6]

gpio[A7]

gpio[E7]

Peripheral Pin

IOBUS Pin

Figure 5.4 IOBUS to UART, SPI slave0 and SPI master third example

IOBUS0 数据表(PDF) 28 Page - Future Technology Devices International Ltd.

IOBUS0 数据表(HTML) 28 Page - Future Technology Devices International Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88

数据表下载