数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

IOBUS0 数据表(PDF) 53 Page - Future Technology Devices International Ltd.

部件名 IOBUS0
功能描述  Vinculum-II Embedded Dual USB Host Controller IC
PDF  88 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  FTDI [Future Technology Devices International Ltd.]
网页  http://www.ftdichip.com
标志 FTDI - Future Technology Devices International Ltd.

IOBUS0 数据表(HTML) 53 Page - Future Technology Devices International Ltd.

Back Button IOBUS0 Datasheet HTML 49Page - Future Technology Devices International Ltd. IOBUS0 Datasheet HTML 50Page - Future Technology Devices International Ltd. IOBUS0 Datasheet HTML 51Page - Future Technology Devices International Ltd. IOBUS0 Datasheet HTML 52Page - Future Technology Devices International Ltd. IOBUS0 Datasheet HTML 53Page - Future Technology Devices International Ltd. IOBUS0 Datasheet HTML 54Page - Future Technology Devices International Ltd. IOBUS0 Datasheet HTML 55Page - Future Technology Devices International Ltd. IOBUS0 Datasheet HTML 56Page - Future Technology Devices International Ltd. IOBUS0 Datasheet HTML 57Page - Future Technology Devices International Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 53 / 88 page
background image
53
C opyright © Future T ec hnology Devic es I nternational Limited
Datasheet
Vinculum-II Embedded Dual USB Host Controller IC
V ers ion 1 .7
Doc ument N o.: FT _000138 C learance N o.: FT DI# 1 43
6.4 Serial Peripheral Interface – SPI Master
VNC2 - SPI Master
External - SPI Slave
CLK
SS#
MISO
MOSI
Figure 6.20 SPI Master block diagram
The SPI Master interface is used to interface to applications such as SD Cards. The SPI Master provides
the following features:
Synchronous serial data link.
Full and half duplex data transmission.
Serial clock with programmable frequency, polarity and phase.
One slave select output.
Programmable delay between negative edge of slave select and start of transfer.
SD Card interface.
An interface that’s compatible with the VLSI VS1033 SCI mode used for VMUSIC capability
The SPI Master only clocks in and out data that the VNC2 CPU sets up in its register space. The VNC2
CPU interprets the data words that are to be sent and received.
6.4.1 SPI Master Signal Descriptions.
Table 6.13 shows the SPI master signals and the available pins that they can be mapped to depending
on the package size. Further details on the configuration of input and output signals are available in
Section 5 - I/O Multiplexer.
64 Pin
Package
Available
pins
48 Pin
Package
Available
pins
32 Pin
Package
Available
pins
Name
Type
Description
11, 15,
19, 24,
28, 39,
43, 47,
51, 57,
61
11, 15,
20, 31,
35, 41,
45
11, 23
29
spi_m_clk
Output
SPI master clock input



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com