| 数据搜索系统,热门电子元器件搜索 |
|
IOBUS0 数据表(PDF) 40 Page - Future Technology Devices International Ltd. |
|
|
|||||||||||||||||||||||||||||
IOBUS0 数据表(HTML) 40 Page - Future Technology Devices International Ltd. |
|
40 / 88 page ![]() 40 C opyright © Future T ec hnology Devic es I nternational Limited Datasheet Vinculum-II Embedded Dual USB Host Controller IC V ers ion 1 .7 Doc ument N o.: FT _000138 C learance N o.: FT DI# 1 43 Mode Pins Word Size Handshaking Speed Comments VNC1L 4 12 Yes Read 66% Write 66% Legacy mode Full Duplex 4 8 Yes Read 50% Write 100% Half Duplex 4 pin 4 8 Yes Read 100% Write 100% MOSI becomes bi-directional Half Duplex 3 pin 3 8 Yes Read 50% Write 50% MOSI becomes bi-directional Unmanaged 4 8 No Read 100% Write 100% Table 6.3 - SPI Slave Speeds VNC2 SPI Master is described in Section 6.4.1 SPI Master Signal Descriptions. Table 6.5 shows the SPI master signals and the available pins that they can be mapped to depending on the package size. Further details on the configuration of input and output signals are available in Section 5 - I/O Multiplexer. 6.2.1 SPI Clock Phase Modes SPI interface has 4 unique modes of clock phase (CPHA) and clock polarity (CPOL), known as Mode 0, Mode 1, Mode 2 and Mode 3. Table 6.4 summarizes these modes and available interface and Figure 6.3 is the function timing diagram. For CPOL = 0, the base (inactive) level of SCLK is 0. In this mode: When CPHA = 0, data is clocked in on the rising edge of SCLK, and data is clocked out on the falling edge of SCLK. When CPHA = 1, data is clocked in on the falling edge of SCLK, and data is clocked out on the rising edge of SCLK For CPOL =1, the base (inactive) level of SCLK is 1. In this mode: When CPHA = 0, data v in on the falling edge of SCLK, and data is clocked out on the rising edge of SCLK When CPHA =1, data is clocked in on the rising edge of SCLK, and data is clocked out on the falling edge of SCLK. Mode CPOL CPHA Full Duplex Half Duplex 4 pin Half Duplex 3 pin Unmanaged VNC1L Legacy 0 0 0 N N N Y N 1 0 1 Y Y Y Y N 2 1 0 N N N Y N 3 1 1 Y Y Y Y N Table 6.4 - Clock Phase/Polarity Modes |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |