| 数据搜索系统,热门电子元器件搜索 |
|
IOBUS0 数据表(PDF) 47 Page - Future Technology Devices International Ltd. |
|
|
|||||||||||||||||||||||||||||
IOBUS0 数据表(HTML) 47 Page - Future Technology Devices International Ltd. |
|
47 / 88 page ![]() 47 C opyright © Future T ec hnology Devic es I nternational Limited Datasheet Vinculum-II Embedded Dual USB Host Controller IC V ers ion 1 .7 Doc ument N o.: FT _000138 C learance N o.: FT DI# 1 43 6.3.5 Unmanaged Mode The VNC2 SPI Slave also supports an unmanaged SPI mode. This is a simple data exchange between Master and Slave. It operates in the standard 4 pin mode (SS#, CLK, MOSI and MISO) with all transfers controlled by the SPI Master. When the CPU wants to send data out of the SPI Slave it writes this into the spi_slave_data_tx register. This will then be moved into the transfer shift register to wait for the SPI Master to request it. The SPI Master will at some point assert SS# and start clocking data on MOSI with SCK. As this is shifted into the transfer shift register, the SPI Slave will also be shifting data in the opposite direction on MISO. At the end of the transfer the SPI Slave copies the received data from the shift register to spi_slave_data_rx as seen in Figure 6.12. SPI Clk Div 0 1 2 3 4 5 6 7 Rx Shift Register SPI Master SPI Slave ss# clk mosi miso 0 1 2 3 4 5 6 7 Shift Register 0 1 2 3 4 5 6 7 Shift Register 0 1 2 3 4 5 6 7 Tx Shift Register Figure 6.12 Unmanaged Mode Transfer Diagram |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |