TNETX15AE datasheet(71/78 Pages) TI

71 / 78 page

TNETX15AE

ADDRESS-LOOKUP DEVICE

SPWS041A – AUGUST 1997 – REVISED OCTOBER 1997

POST OFFICE BOX 655303

• DALLAS, TEXAS 75265

timing requirements over recommended operating conditions

OSCIN clock

MIN

NOM

MAX

UNIT

tc(OSCIN)†

Cycle time, OSCIN

tw(OSCINH) Pulse duration, OSCIN high

tw(OSCINL)

Pulse duration, OSCIN low

Frequency drift†

±50

ppm

† TNETX15AE is designed to use the OSCIN input from the companion TNETX3150/TNETX3150A/TNETX3100 to be able to snoop on the

TNETX3150/TNETX3150A/TNETX3100-DRAM bus. The accuracy and drift are constrained by TNETX3150/TNETX3150A/TNETX3100 use of

OSCIN for Ethernet state machines.

timing requirements over recommended operating conditions (see Figure 24)

power-on reset

NO.

MIN

MAX

UNIT

td(OSCIN)

Delay time, from VCC↑ to RESET↑

td(RESET)

Delay time, from OSCIN

↑ to RESET↑

td(AUTO)

Delay time, from RESET

↑ to EEPROM autoload over

OSCIN

(Input)

VCC(5V)

(Input)

VCC

(Input)

RESET

(Input)

Normal Operation

Signals‡

Valid

‡ A pullup or active logic is required for each input to have known logic levels at all times, especially during reset when an I/O output is disabled.

Figure 24. Power-On Reset Timing

TNETX15AE 数据表(PDF) 71 Page - Texas Instruments

TNETX15AE 数据表(HTML) 71 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表下载

链接网址

TNETX15AE 数据表(PDF) 71 Page - Texas Instruments

TNETX15AE 数据表(HTML) 71 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78

数据表 下载

链接网址

数据表下载