MMPF0200Z datasheet(110/118 Pages) NXP

110 / 118 page

Analog Integrated Circuit Device Data



110

Freescale Semiconductor

PF0200Z

Typical Applications

PF0200Z Layout Guidelines

7.2.3

General Routing Requirements

1. Some recommended things to keep in mind for manufacturability:

•

Via in pads require a 4.5 mil minimum annular ring. Pad must be 9.0 mils larger than the hole

•

Maximum copper thickness for lines less than 5.0 mils wide is 0.6 oz copper

•

Minimum allowed spacing between line and hole pad is 3.5 mils

•

Minimum allowed spacing between line and line is 3.0 mils

2. Care must be taken with SWxFB pins traces. These signals are susceptible to noise and must be routed far away from

power, clock, or high power signals, like the ones on the SWxIN, SWx, SWxLX, SWBSTIN, SWBST, and SWBSTLX pins.

They could be also shielded.

3. Shield feedback traces of the regulators and keep them as short as possible (trace them on the bottom so the ground and

power planes shield these traces).

4. Avoid coupling traces between important signal/low noise supplies (like REFCORE, VCORE, VCOREDIG) from any

switching node (i.e. SW1ALX, SW1BLX, SW2LX, SW3ALX, SW3BLX, and SWBSTLX).

5. Make sure that all components related to a specific block are referenced to the corresponding ground.

7.2.4

Parallel Routing Requirements

1. I2C signal routing

•

CLK is the fastest signal of the system, so it must be given special care.

•

To avoid contamination of these delicate signals by nearby high power or high frequency signals, it is a good

practice to shield them with ground planes placed on adjacent layers. Make sure the ground plane is uniform

throughout the whole signal trace length.

Figure 25. Recommended Shielding for Critical Signals

•

These signals can be placed on an outer layer of the board to reduce their capacitance with respect to the ground

plane.

•

Care must be taken with these signals not to contaminate analog signals, as they are high frequency signals.

Another good practice is to trace them perpendicularly on different layers, so there is a minimum area of proximity

between signals.

MMPF0200Z 数据表(PDF) 110 Page - NXP Semiconductors

MMPF0200Z 数据表(HTML) 110 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载