EDBA164B4PR-1DATF-R datasheet(41/152 Pages) MICRON

部件名	EDBA164B4PR-1DATF-R

功能描述	216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM Features

PDF	152 Pages

Scroll/Zoom	100%

制造商	MICRON [Micron Technology]

网页	http://www.micron.com

标志

41 / 152 page

Table 40: MR17 PASR Segment Mask (MA[7:0] = 011h)

OP7

OP6

OP5

OP4

OP3

OP2

OP1

OP0

Segment mask

Note:

1. This table applies for 1Gb to 8Gb devices only.

Table 41: MR17 PASR Segment Mask Definitions (1Gb - 8Gb only)

Feature

Type

Definition

Segment[7:0] mask

Write-only

OP[7:0]

0b: refresh enable to the segment: = unmasked (default)

1b: refresh blocked: = masked

Table 42: MR17 PASR Row Address Ranges in Masked Segments

Segment

Segment Mask

1Gb

2Gb, 4Gb

8Gb

R[12:10]

R[13:11]

R[14:12]

XXXXXXX1

000b

XXXXXX1X

001b

XXXXX1XX

010b

XXXX1XXX

011b

XXX1XXXX

100b

XX1XXXXX

101b

X1XXXXXX

110b

1XXXXXXX

111b

Note:

1. X is “Don’t Care” for the designated segment.

216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM

Mode Register Definition

09005aef85eb530a

216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

EDBA164B4PR-1DATF-R 数据表(PDF) 41 Page - Micron Technology

EDBA164B4PR-1DATF-R 数据表(HTML) 41 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载