EDBA164B4PR-1DATF-R datasheet(31/152 Pages) MICRON

31 / 152 page

DQ, DM, DQS_t, and DQS_c voltage levels must be between VSSQ and VDDQ during the

power-off sequence to avoid latchup. CK_t, CK_c, CS_n, and CA input levels must be be-

tween VSS and VDD2 during the power-off sequence to avoid latchup.

Tx is the point where any power supply drops below the minimum value specified in

the Recommended DC Operating Conditions table.

Tz is the point where all power supplies are below 300mV. After Tz, the device is pow-

ered off.

Required Power Supply Conditions Between Tx and Tz:

•VDD1 must be greater than VDD2 - 200mV

•VDD1 must be greater than VDDQ - 200mV

•VREF must always be less than all other supply voltages

The voltage difference between VSS and VSSQ must not exceed 100mV.

For supply and reference voltage operating conditions, see Recommended DC Operat-

ing Conditions table.

Uncontrolled Power-Off Sequence

When an uncontrolled power-off occurs, the following conditions must be met:

• At Tx, when the power supply drops below the minimum values specified in the Rec-

ommended DC Operating Conditions table, all power supplies must be turned off and

all power-supply current capacity must be at zero, except for any static charge re-

maining in the system.

• After Tz, the point at which all power supplies first reach 300mV, the device must pow-

er off. The time between Tx and Tz must not exceed tPOFF. During this period, the rel-

ative voltage between power supplies is uncontrolled. VDD1 and VDD2 must decrease

with a slope lower than 0.5 V/μs between Tx and Tz.

An uncontrolled power-off sequence can occur a maximum of 400 times over the life of

the device.

Table 11: Power-Off Timing

Parameter

Symbol

Min

Max

Unit

Maximum power-off ramp time

tPOFF

–

sec

Mode Register Definition

The LPDDR2 device contains a set of mode registers used for programming device op-

erating parameters, reading device information and status, and for initiating special op-

erations such as DQ calibration, ZQ calibration, and device reset.

Mode Register Assignments and Definitions

The MRR command is used to read from a register. The MRW command is used to write

to a register. An “R” in the access column of the mode register assignment table indi-

cates read-only; a “W” indicates write-only; “R/W” indicates read or write capable or

enabled.

216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM

Mode Register Definition

09005aef85eb530a

216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

EDBA164B4PR-1DATF-R 数据表(PDF) 31 Page - Micron Technology

EDBA164B4PR-1DATF-R 数据表(HTML) 31 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载