EDBA164B4PR-1DATF-R datasheet(26/152 Pages) MICRON

26 / 152 page

Figure 10: Functional Block Diagram

CS_n

CA[9:0]

Input and Output buffer

Latch circuit

Data control circuit

Column

address

buffer

and

burst

counter

Row

address

buffer

and

refresh

counter

Mode

CK_t

CK_c

CKE

DQS_t

DQS_c

Bank n

Column decoder

Memory cell array

Bank 0

Sense amp.

Note:

1. 512Mb is a 4-bank only.

Simplified State Diagram

The state diagram provides a simplified illustration of allowed state transitions and the

related commands to control them. For a complete definition of the device behavior,

the information provided by the state diagram should be integrated with the truth ta-

bles and timing specification. The truth tables provide complementary information to

the state diagram, they clarify the device behavior and the applied restrictions when

considering the actual state of all the banks.

216-Ball and 220-Ball, Dual-Channel LPDDR2 SDRAM

Simplified State Diagram

09005aef85eb530a

216b_220b_2ch_2e0e_embedded_lpddr2.pdf – Rev. F 08 /16 EN

Micron Technology, Inc. reserves the right to change products or specifications without notice.

EDBA164B4PR-1DATF-R 数据表(PDF) 26 Page - Micron Technology

EDBA164B4PR-1DATF-R 数据表(HTML) 26 Page - Micron Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载