SPC58ECX datasheet(76/153 Pages) STMICROELECTRONICS

76 / 153 page

Electrical characteristics

SPC584Cx, SPC58ECx

76/153

DS11620 Rev 8

All the Flash operations require the presence of the system clock for internal

synchronization. About 50 synchronization cycles are needed: this means that the timings of

the previous table can be longer if a low frequency system clock is used.

7. Initial maximum “All temp” program and erase times provide guidance for time-out limits used in the factory and apply for

less than or equal to 100 program or erase cycles, –40 °C < TJ < 150 °C junction temperature and nominal (± 5%) supply

voltages.

8. Rate computed based on 256 KB sectors.

9. Only code sectors, not including EEPROM.

10. Time between suspend resume and next suspend. Value stated actually represents Min value specification.

11. Timings guaranteed by design.

12. AIC is done using system clock, thus all timing is dependent on system frequency and number of wait states. Timing in the

table is calculated at max frequency.

Table 42. Flash memory Life Specification

Symbol

Characteristics(1) (2)

1. Program and erase cycles supported across specified temperature specifications.

2. It is recommended that the application enables the core cache memory.

Value

Unit

Min

Typ

NCER16K 16 KB CODE Flash endurance

—

100

— Kcycles

NCER32K 32 KB CODE Flash endurance

—

100

— Kcycles

NCER64K 64 KB CODE Flash endurance

—

100

— Kcycles

NCER128K 128 KB CODE Flash endurance

—

100

— Kcycles

NCER256K

256 KB CODE Flash endurance

—

100

— Kcycles

256 KB CODE Flash endurance(3)

3. 10K cycles on 4-256 KB blocks is not intended for production. Reduced reliability and degraded erase time

are possible.

—

100

— Kcycles

NDER32K 32 KB DATA EEPROM Flash endurance

250

—

— Kcycles

NDER16K 16 KB HSM DATA EEPROM Flash endurance

100

—

— Kcycles

tDR1k

Minimum data retention Blocks with 0 - 1,000 P/E

cycles

—

Years

tDR10k

Minimum data retention Blocks with 1,001 - 10,000

P/E cycles

—

Years

tDR100k

Minimum data retention Blocks with 10,001 - 100,000

P/E cycles

—

Years

tDR250k

Minimum data retention Blocks with 100,001 -

250,000 P/E cycles

—

Years

SPC58ECX 数据表(PDF) 76 Page - STMicroelectronics

SPC58ECX 数据表(HTML) 76 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载

链接网址

SPC58ECX 数据表(PDF) 76 Page - STMicroelectronics

SPC58ECX 数据表(HTML) 76 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表 下载

链接网址

数据表下载