数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC58ECX 数据表(PDF) 41 Page - STMicroelectronics

部件名 SPC58ECX
功能描述  SPC58 C Line - 32 bit Power Architecture automotive MCU Dual z4 cores 180 MHz, 4 MBytes Flash, HSM, ASIL-B
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC58ECX 数据表(HTML) 41 Page - STMicroelectronics

Back Button SPC58ECX Datasheet HTML 37Page - STMicroelectronics SPC58ECX Datasheet HTML 38Page - STMicroelectronics SPC58ECX Datasheet HTML 39Page - STMicroelectronics SPC58ECX Datasheet HTML 40Page - STMicroelectronics SPC58ECX Datasheet HTML 41Page - STMicroelectronics SPC58ECX Datasheet HTML 42Page - STMicroelectronics SPC58ECX Datasheet HTML 43Page - STMicroelectronics SPC58ECX Datasheet HTML 44Page - STMicroelectronics SPC58ECX Datasheet HTML 45Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 41 / 153 page
background image
DS11620 Rev 8
41/153
SPC584Cx, SPC58ECx
Electrical characteristics
42
PLL0PHI1SPJ|(3) CC
D
PLL0_PHI1 single period
jitter
fPLL0IN = 20 MHz
(resonator)
fPLL0PHI1 = 40 MHz,
6-sigma pk-pk
300(4)
ps
ΔPLL0LTJ(3)
CC
D
PLL0 output long term
jitter(4)
fPLL0IN = 20 MHz
(resonator), VCO
frequency = 800 MHz
10 periods
accumulated jitter
(80 MHz equivalent
frequency), 6-sigma
pk-pk
±250
ps
16 periods
accumulated jitter
(50 MHz equivalent
frequency), 6-sigma
pk-pk
±300
ps
long term jitter
(< 1 MHz equivalent
frequency), 6-sigma
pk-pk)
±500
ps
IPLL0
CC
D PLL0 consumption
FINE LOCK state
6
mA
1. PLL0IN clock retrieved directly from either internal RCOSC or external FXOSC clock. Input characteristics are granted
when using internal RCOSC or external oscillator is used in functional mode.
2. If the PLL0_PHI1 is used as an input for PLL1, then the PLL0_PHI1 frequency shall obey the maximum input frequency
limit set for PLL1 (87.5 MHz, according to Table 21).
3. Jitter values reported in this table refer to the internal jitter, and do not include the contribution of the divider and the path to
the output CLKOUT pin.
4. VDD_LV noise due to application in the range VDD_LV = 1.20 V±5%, with frequency below PLL bandwidth (40 kHz) will be
filtered.
Table 20. PLL0 electrical characteristics (continued)
Symbol
C
Parameter
Conditions
Value
Unit
Min
Typ
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com