数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

SPC58ECX 数据表(PDF) 77 Page - STMicroelectronics

部件名 SPC58ECX
功能描述  SPC58 C Line - 32 bit Power Architecture automotive MCU Dual z4 cores 180 MHz, 4 MBytes Flash, HSM, ASIL-B
PDF  153 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

SPC58ECX 数据表(HTML) 77 Page - STMicroelectronics

Back Button SPC58ECX Datasheet HTML 73Page - STMicroelectronics SPC58ECX Datasheet HTML 74Page - STMicroelectronics SPC58ECX Datasheet HTML 75Page - STMicroelectronics SPC58ECX Datasheet HTML 76Page - STMicroelectronics SPC58ECX Datasheet HTML 77Page - STMicroelectronics SPC58ECX Datasheet HTML 78Page - STMicroelectronics SPC58ECX Datasheet HTML 79Page - STMicroelectronics SPC58ECX Datasheet HTML 80Page - STMicroelectronics SPC58ECX Datasheet HTML 81Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 77 / 153 page
background image
DS11620 Rev 8
77/153
SPC584Cx, SPC58ECx
Electrical characteristics
105
4.17
AC Specifications
All AC timing specifications are valid up to 150 °C, except where explicitly noted.
4.17.1
Debug and calibration interface timing
4.17.1.1
JTAG interface timing
Table 43. JTAG pin AC electrical characteristics
#
Symbol
C
Characteristic
Value(1),(2)
Unit
Min
Max
1tJCYC
CC D TCK cycle time
100
ns
2tJDC
CC T TCK clock pulse width
40
60
%
3tTCKRISE
CC D TCK rise and fall times (40%–70%)
3
ns
4tTMSS, tTDIS CC D TMS, TDI data setup time
5
ns
5tTMSH, tTDIH CC D TMS, TDI data hold time
5
ns
6tTDOV
CC D TCK low to TDO data valid
15(3)
ns
7tTDOI
CC D TCK low to TDO data invalid
0
ns
8tTDOHZ
CC D TCK low to TDO high impedance
15
ns
9tJCMPPW
CC D JCOMP assertion time
100
ns
10
tJCMPS
CC D JCOMP setup time to TCK low
40
ns
11
tBSDV
CC D TCK falling edge to output valid
600(4)
ns
12
tBSDVZ
CC D TCK falling edge to output valid out of high impedance
600
ns
13
tBSDHZ
CC D TCK falling edge to output high impedance
600
ns
14
tBSDST
CC D Boundary scan input valid to TCK rising edge
15
ns
15
tBSDHT
CC D TCK rising edge to boundary scan input invalid
15
ns
1. These specifications apply to JTAG boundary scan only. See Table 44 for functional specifications.
2. JTAG timing specified at VDD_HV_IO_JTAG = 4.0 to 5.5 V and max. loading per pad type as specified in the I/O section of the
datasheet.
3. Timing includes TCK pad delay, clock tree delay, logic delay and TDO output pad delay.
4. Applies to all pins, limited by pad slew rate. Refer to IO delay and transition specification and add 20 ns for JTAG delay.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com