| 数据搜索系统,热门电子元器件搜索 |
|
ST25R3916 数据表(PDF) 49 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST25R3916 数据表(HTML) 49 Page - STMicroelectronics |
|
49 / 157 page ![]() DS12484 Rev 4 49/157 ST25R3916/7 Application information 156 MISO pin is updated on the rising edge of the SCLK signal. Data is transferred byte-wise, most significant bit first. Read and Write commands support an address auto increment to reduce communication time. Table 10 provides an overview of the SPI signals. The MISO output is in tristate as long as no output data is available. Due to this the MOSI and the MISO can be externally shorted to create a three-wire SPI. During the time the MISO output is in tristate, it is also possible to switch on a 10 kΩ pull down by activating option bits miso_pd1 and miso_pd2 in the IO configuration register 2. Figure 12. Exchange of signals with a microcontroller The first two bits of the first byte transmitted after the BSS high to low transition define the SPI operation mode. All Read and Write modes support address auto incrementing, which means that if, after the address and first data byte some additional data bytes are sent (or read), they are written to (or read from) addresses incremented by 1. Table 11 shows available SPI operation modes. Register read and write operations are possible in all ST25R3916/7 operation modes. FIFO and PT_memory operations are possible in case en (bit 7 of the Operation control register) is set and the crystal oscillator is stable. Some direct commands are accepted in all operation modes, others require en (bit 7 of the Operation control register) to be set and the crystal oscillator to be stable (see Table 13). Table 10. Serial data interface (4-wire interface) signal lines Name Signal Signal level Description I2C_EN Digital input CMOS Pull to GND for SPI operation BSS Digital input with pull-up Active low - Slave select MOSI Digital input Master out - Slave in (MCU → ST25R3916/7) MISO Digital output with tristate Master in - Slave out (ST25R3916/7 → MCU) SCLK Digital input Serial clock IRQ Digital output Active high - Interrupt output pin MS51643V2 MOSI MISO I/O MOSI MISO MISO MOSI Separate SPI input and output signals to MCU Bidirectional data IO signal to MCU |
|
链接网址 |
| ALLDATASHEET是否为您带来帮助? [ DONATE ] |
关于 Alldatasheet | 广告服务 | 联系我们 | 隐私政策 | 数据表链接 | 链接交换 | 制造商名单 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |