ST25R3916 datasheet(39/157 Pages) STMICROELECTRONICS

39 / 157 page

DS12484 Rev 4

39/157

ST25R3916/7

Application information

156

If the External field level is not detected yet, the Activation threshold is used. If the External

field level is detected, the Deactivation threshold is used.

The Activation threshold must be set higher than or equal to the Deactivation threshold.

If the Activation is higher than the Deactivation, the hysteresis is given by the difference

between the two levels.

If the Activation and Deactivation levels are equal, there is no the hysteresis in the system

and multiple field-on/off events can verify if the actual field level persists in proximity of the

selected threshold.

Peer detection threshold

This threshold is used to detect the field emitted by peer NFC device with whom NFC

communication is going on. It can be selected in the range from 75 to 800 mVPP. When this

threshold is enabled the detector is in low power mode. An interrupt is generated when an

external field is detected and also when it is switched off. With such implementation it can

also be used to detect the moment when the external field disappears. This can be used to

detect the moment when the peer NFC device (either an initiator or a target) has stopped

emitting an RF field.

The External Field Detector is enabled in low power Peer Detection mode by setting bits

en_fd_c,1:0> in the Operation control register.

Collision avoidance threshold

This threshold is used during the RF collision avoidance sequence, which is executed by

sending NFC Field ON commands (see Section 4.4.5: NFC field ON commands). It can be

selected in the range from 25 to 800 mVPP.

4.2.11

Power supply system

The ST25R3916/7 features three positive supply pins, VDD, VDD_TX and VDD_IO:



VDD is the main power supply pin. It supplies the ST25R3916/7 blocks through two

regulators (VDD_A, VDD_D)



VDD_TX is the transmitter supply pin. It supplies the transmitter via two regulators

(VDD_RF, VDD_AM). VDD range from 2.4 to 5.5 V is supported. VDD and VDD_TX must

be connected to the same power supply.



VDD_IO is used to define supply level for digital communication pins (BSS, MISO,

MOSI, SCLK, IRQ, MCU_CLK). Digital communication pins interface to the

ST25R3916/7 logic through level shifters, therefore the internal supply voltage can be

either higher or lower than VDD_IO. VDD_IO range from 1.65 to 5.5 V is supported.

Figure 11 details the building blocks of the ST25R3916/7 power supply system. It contains

three regulators, a power-down support block, a block generating analogue reference

voltage (AGDC) and a block performing automatic power supply adjustment procedure. The

three regulators are providing supply to analogue blocks (VDD_A), logic (VDD_D) and

transmitter (VDD_RF). The use of VDD_A and VDD_D regulators is mandatory at 5 V power

supply to provide regulated voltage to analogue and logic blocks, which only use 3.3 V. The

use of VDD_A and VDD_D regulators at 3 V supply and VDD_RF regulator at any supply

voltage is recommended to improve system PSRR.

Regulated voltage can be adjusted automatically to have maximum possible regulated

voltage while still having good PSRR. All regulator pins also have corresponding negative

supply pins externally connected to ground potential (VSS). Figure 1 and Figure 2 show

ST25R3916 数据表(PDF) 39 Page - STMicroelectronics

ST25R3916 数据表(HTML) 39 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载