数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST25R3916 数据表(PDF) 52 Page - STMicroelectronics

部件名 ST25R3916
功能描述  High performance NFC universal device and EMVCo™ reader
PDF  157 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST25R3916 数据表(HTML) 52 Page - STMicroelectronics

Back Button ST25R3916 Datasheet HTML 48Page - STMicroelectronics ST25R3916 Datasheet HTML 49Page - STMicroelectronics ST25R3916 Datasheet HTML 50Page - STMicroelectronics ST25R3916 Datasheet HTML 51Page - STMicroelectronics ST25R3916 Datasheet HTML 52Page - STMicroelectronics ST25R3916 Datasheet HTML 53Page - STMicroelectronics ST25R3916 Datasheet HTML 54Page - STMicroelectronics ST25R3916 Datasheet HTML 55Page - STMicroelectronics ST25R3916 Datasheet HTML 56Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 157 page
background image
Application information
ST25R3916/7
52/157
DS12484 Rev 4
Figure 15. SPI communication: reading a single byte
Read or write access to register space-B
To access the register space-B the register read or write SPI sequence has to be prefixed
with the byte FBh. Access to register space-B remains active until the rising edge of BSS.
Loading transmitting data into FIFO
Loading the transmitting data into the FIFO is similar to writing data into an addressable
registers. The SPI sequence starts with SPI operation mode bits ‘10’ to indicate a FIFO
operation followed by bits <C5:C0> set to 000000b. After the FIFO mode byte at least one
and up to 512 data bytes must be sent.
Figure 16 shows how to load the transmitting data into the FIFO.
Figure 16. SPI communication: FIFO loading
MS51646V1
SCLK rising edge
Data transferred from MCU
SCLK falling edge
Data is sampled
BSS raising
edge indicates
end of
Read mode
Two leading bits
indicate Mode
BSS
SCLK
MOSI
0
1
A5
A4
A3
A2
A1
A0
X
X
D4
D3
D2
D1
D0
D7
D6
tristate
tristate
D5
MISO
SCLK rising edge
Data moved from
Address A5-A0
SCLK falling edge
Data transferred to MCU
MS51647V1
SCLK rising edge
Data transferred from MCU
SCLK falling edge
Data is sampled
BSS
raising edge
indicates end
of FIFO mode
10
0
0
0
0
0
0
X
X
BSS
SCLK
MOSI
10 pattern
indicates
FIFO mode
1 to 512
bytes
Start of
paylod data



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com