数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LUS5 数据表(PDF) 47 Page - STMicroelectronics

部件名 ST7LUS5
功能描述  8-bit low cost, low pin-count MCU for automotive,with single voltage Flash memory, ADC, timers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LUS5 数据表(HTML) 47 Page - STMicroelectronics

Back Button ST7LUS5 Datasheet HTML 43Page - STMicroelectronics ST7LUS5 Datasheet HTML 44Page - STMicroelectronics ST7LUS5 Datasheet HTML 45Page - STMicroelectronics ST7LUS5 Datasheet HTML 46Page - STMicroelectronics ST7LUS5 Datasheet HTML 47Page - STMicroelectronics ST7LUS5 Datasheet HTML 48Page - STMicroelectronics ST7LUS5 Datasheet HTML 49Page - STMicroelectronics ST7LUS5 Datasheet HTML 50Page - STMicroelectronics ST7LUS5 Datasheet HTML 51Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 124 page
background image
ST7LUS5, ST7LU05, ST7LU09
Power saving modes
47/124
8.4.1
Active Halt mode
Active Halt mode is the lowest power consumption mode of the MCU with a real-time clock
available. It is entered by executing the ‘HALT’ instruction when active halt mode is enabled.
The MCU can exit Active Halt mode on reception of a Lite Timer / AT Timer interrupt or a
RESET.
When exiting Active Halt mode by means of a RESET, a 64 CPU cycle delay occurs.
After the start up delay, the CPU resumes operation by fetching the reset vector which
woke it up (see Figure 20).
When exiting Active Halt mode by means of an interrupt, the CPU immediately
resumes operation by servicing the interrupt vector which woke it up (see Figure 20).
When entering Active Halt mode, the I bit in the CC register is cleared to enable interrupts.
Therefore, if an interrupt is pending, the MCU wakes up immediately.
In Active Halt mode, only the main oscillator and the selected timer counter (LT/AT) are
running to keep a wake-up time base. All other peripherals are not clocked except those
which get their clock supply from another clock generator (such as external or auxiliary
oscillator).
Caution:
As soon as Active Halt is enabled, executing a HALT instruction while the Watchdog is active
does not generate a RESET if the WDGHALT bit is reset. This means that the device cannot
spend more than a defined delay in this power saving mode.
Figure 19.
Active Halt timing overview
1.
This delay occurs only if the MCU exits Active Halt mode by means of a RESET.
HALT
RUN
RUN
64 CPU
CYCLE DELAY(1)
RESET
OR
INTERRUPT
HALT
INSTRUCTION
FETCH
VECTOR
ACTIVE
[Active Halt Enabled]



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com