ST7LUS5 datasheet(78/124 Pages) STMICROELECTRONICS

78 / 124 page

On-chip peripherals

ST7LUS5, ST7LU05, ST7LU09

78/124

10.3.4

Low power modes

Note:

The A/D converter may be disabled by resetting the ADON bit. This feature allows reduced

power consumption when no conversion is needed and between single shot conversions.

10.3.5

Interrupts

None.

10.3.6

Control/status register (ADCCSR)

Table 47.

Effect of low power modes on ADC

Mode

Description

Wait

No effect on A/D converter

Halt

A/D converter disabled

After wake-up from Halt mode, the A/D converter requires a stabilization time tSTAB (see

Electrical characteristics) before accurate conversions can be performed.

ADCCSR

Reset value: 0000 0000 (00h)

654

EOC

SPEED

ADON

Reserved

CH[2:0]

R/W

Table 48.

ADCCSR register description

Bit

Name

Function

7EOC

End of Conversion

This bit is set by hardware. It is cleared by software reading the ADCDRH register.

0: Conversion is not complete

1: Conversion complete

SPEED

ADC clock selection

This bit is set and cleared by software. It is used together with the SLOW bit to

configure the ADC clock speed. Refer to the table in the SLOW bit description.

5ADON

A/D Converter on

This bit is set and cleared by software.

0: A/D converter is switched off

1: A/D converter is switched on

4:3

Reserved, must be kept cleared

ST7LUS5 数据表(PDF) 78 Page - STMicroelectronics

ST7LUS5 数据表(HTML) 78 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

数据表下载