数据搜索系统,热门电子元器件搜索
  Chinese  ▼
ALLDATASHEETCN.COM

X  

ST7LUS5 数据表(PDF) 65 Page - STMicroelectronics

部件名 ST7LUS5
功能描述  8-bit low cost, low pin-count MCU for automotive,with single voltage Flash memory, ADC, timers
PDF  124 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
制造商  STMICROELECTRONICS [STMicroelectronics]
网页  http://www.st.com
标志 STMICROELECTRONICS - STMicroelectronics

ST7LUS5 数据表(HTML) 65 Page - STMicroelectronics

Back Button ST7LUS5 Datasheet HTML 61Page - STMicroelectronics ST7LUS5 Datasheet HTML 62Page - STMicroelectronics ST7LUS5 Datasheet HTML 63Page - STMicroelectronics ST7LUS5 Datasheet HTML 64Page - STMicroelectronics ST7LUS5 Datasheet HTML 65Page - STMicroelectronics ST7LUS5 Datasheet HTML 66Page - STMicroelectronics ST7LUS5 Datasheet HTML 67Page - STMicroelectronics ST7LUS5 Datasheet HTML 68Page - STMicroelectronics ST7LUS5 Datasheet HTML 69Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 65 / 124 page
background image
ST7LUS5, ST7LU05, ST7LU09
On-chip peripherals
65/124
Input capture
The 8-bit input capture register is used to latch the free-running up counter after a rising or
falling edge is detected on the LTIC pin. When an input capture occurs, the ICF bit is set and
the LTICR register contains the MSB of the free-running up counter. An interrupt is
generated if the ICIE bit is set. The ICF bit is cleared by reading the LTICR register.
The LTICR is a read only register and always contains the data from the last input capture.
Input capture is inhibited if the ICF bit is set.
10.1.4
Low power modes
10.1.5
Interrupts
Note:
The TBF and ICF interrupt events are connected to separate interrupt vectors (see
Chapter 7: Interrupts). They generate an interrupt if the enable bit is set in the LTCSR
register and the interrupt mask in the CC register is reset (RIM instruction).
Figure 30.
Input capture timing diagram
Table 33.
Effect of low power modes on Lite timer
Mode
Description
Wait
No effect on Lite timer
Active Halt
Halt
Lite timer stops counting
Table 34.
Lite timer interrupt control/wake-up capability
Interrupt event
Event flag
Enable control bit
Exit from
Wait
Exit from
Halt
Exit from
Active Halt
Timebase event
TBF
TBIE
Yes
No
Yes
IC event
ICF
ICIE
No
0004h
13-bit COUNTER
t
0001h
fOSC
xxh
0002h
0003h
0005h
0006h
0007h
04h
LTIC PIN
ICF FLAG
LTICR REGISTER
CLEARED
125ns
(@ 8 MHz fOSC)
fCPU
BY S/W
07h
READING
LTIC REGISTER



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


数据表 下载

Go To PDF Page


链接网址



ALLDATASHEET是否为您带来帮助?  [ DONATE ] 

关于 Alldatasheet   |   广告服务   |   联系我们   |   隐私政策   |   数据表链接    |   链接交换   |   制造商名单
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com